Home > Search Results For

2019

Know how your circuit behaves across process variation before silicon tells you, with Monte Carlo-accurate results up to 30X faster.

7 years ago

Machine Learning in Silvaco EDA Software

In the following video, Dr. Firas Mohamed, VP & GM, Machine Learning & Flow Optimization Division and GM, Silvaco France talks with Graham Bell about Machine Learning technologies deployed in

7 years ago

Pioneer Micro Technology, 0.35µm 실리콘 파운드리 CMOS 공정에 실바코 PDK 적용

2019-07-17

7 years ago

실바코의 SIPware 오토모티브 IP

일시: 2019년 7월 12일 | 2:00am-2:30am (한국 시각) 실바코의 SIPware의 관련 표준 및 오토모티브 컨트롤러 IP의 기능에 대한 검토를 통해 자동차의 개별 부문과 동향에 대한 논의를 제시합니다.

7 years ago

I/O Design and Characterization – How Can You Compete with Free?

I interviewed Silvaco partner Stephen Fairbanks, CTO of Certus Semiconductor from the show floor at DAC 2019, in Las Vegas, about I/O Design and Characterization. He talks about using the

7 years ago

TCAD Simulation of Electric Field Distribution in Gallium Nitride Trench-based Power Devices

Introduction Gallium nitride (GaN)-based devices are excellent candidates for high-voltage and high-power applications, due to the superior physical properties of GaN compared to Si, SiC, and GaAs. Recently, GaN vertical

7 years ago

Channel-length Dependence of a-IGZO TFTs with Self-heating Effects

Introduction Amorphous In-Ga-Zn-O thin-film transistors (a-IGZO TFTs) show a high mobility, a small sub-threshold swing, and a low OFF-current, and they are considered to be one of the most promising

7 years ago

Simulation of Different Tunnel Junctions in InGaP/GaAs, InGaP/CdTe Dual Junction Solar Cells

Abstract — Dual junction solar cells were simulated using Silvaco TCAD tool with various tunnel junction material compositions. InGaP/GaAs dual junction solar cells were simulated with 10 different tunnel junction

7 years ago

Talking Atoms to Systems in Next-Generation SoC Designs

New system-on-chip (SoC) devices are driving new memory architectures and photonic interfaces, while specialized new intellectual property (IP) requires analysis down to the nanometer and atomic levels because of single

7 years ago

Hints, Tips and Solutions – July, August, September 2019

Q. Is it possible to emulate a deep reactive ion etch process (e.g. deep trench with scalloped sidewalls) without using a physical based process simulation, such as Victory Process? To

Verilog-A를 사용한 SPICE 모델링: 원리 및 실제 기술

2019년 6월 26일 | 2:00am-2:30am (한국 시각) Verilog-A으로 SPICE 컴팩트 모델을 구현하기 위한 전문적인 가이드를 소개합니다.