SPICE Simulation Application Notes
Home » Resources » Technical Library » SPICE Simulation Application Notes
SPICE Simulation Application Notes
24 application notes for analog, mixed-signal and RF circuits, on SmartSpice, SmartView, Gateway, Verilog-A modeling, Utmost IV extraction, single-event upset and EDIF import.
Papers hosted by Silvaco
The papers whose files are on silvaco.com, by topic. Every
other paper is listed on its topic page.
24 papers
General10 papers
PDF, 491 KB
PDF, 893 KB
PDF, 800 KB
PDF, 2.6 MB
PDF, 1.0 MB
PDF, 3.0 MB
PDF, 1.2 MB
PDF, 931 KB
PDF, 1.4 MB
Verilog-A Applications0 papers
PDF, 1.0 MB
PDF, 807 KB
PDF, 663 KB
PDF, 559 KB
PDF, 616 KB
PDF, 605 KB
Modeling and Utmost IV3 papers
Single-Event Upset Applications2 papers
EDIF Import3 papers
No papers found.
Got a question the paper
didn't answer?
Ask about a specific result, or whether a method carries over to your own device. Our
technical experts will talk it through with you, and if you’d rather test it with your data,
request an evaluation.
License holders who need help with the software itself go
through Silvaco support, under Support and Downloads.