Variation aware design for advanced nodes and low power technologies Designers’ characterization and verification tasks have become more critical due to scaled down process technologies such as FinFET or FDSOI,