March 31, 2016

11 years ago

Designers’ characterization and verification tasks have become more critical due to scaled down process technologies such as FinFET or FDSOI, and the drive towards lower Vdd/Vth processes. As a result,