Parasitics+Netlist

Resources
Products
Solutions

, , , , , , , , ,

3 years ago

Silvaco Announces Expanded Partnership with Micron Technology

April 16, 2024

, , , , , ,

3 years ago

Silvaco Successfully Concludes Its Global Users Event (SURGE) With Over 1000 End-Users and Prospects in Attendance

December 21, 2023

, , , , , , , , ,

5 years ago

Colin Shaw of Silvaco Named Si2 Pinnacle Award Winner

December 12, 2021

6 years ago

Improvement of Parasitic Capacitance Extraction Rules for Large-Scale Layout and Its Accuracy Verification Method

September 17, 2020 | 13:00 – 13:30 (JST) The accuracy of rule-based full-chip parasitic capacitance extraction tools including Silvaco's Hipex is highly dependent on the description of the rule files.

, ,

7 years ago

Accelerate the Circuit Simulation Flow with Jivaro Parasitic Reduction

Jivaro is a unique, stand-alone solution for the reduction of parasitic networks that include resistors, capacitors, and inductors (RLCK). It helps back-end verification teams (SPICE or FastSpice users) speed up

,

28 years ago

Validation of CLEVER Interconnect Parasitics with 0.18 µm Process Measurements Benoit Froment and Herve Jaouen – SGS-Thomson Microelectronics

CLEVER can perform accurate field solver extractions of resistance and capacitance from 3D structures generated from realistic process simulation. Comparison of CLEVER results with measurements made by SGS-Thomson Microelectronics were