Yearly Archives: 2004
Home > Search Results For
2004
Know how your circuit behaves across process variation before silicon tells you, with Monte Carlo-accurate results up to 30X faster.
22 years ago
How can I view a Foundry DRC run in Expert?
Q: How can I view a Foundry DRC run in Expert? A: Before a Foundry will start creating the masks to fabricate a design, they normally will do some sort
22 years ago
Using Expert’s Pcell Feature to Generate Complex Shaped Layers
One of the strengths of Expert is to generate complex shaped layers such as spiral inductors, parabolic waveguides, etc. For the case of the spiral inductor, it has already been
22 years ago
Cross-Sectional Viewer
Cross-Sectional Viewer is a tool in the Expert layout editor that simulates the cross-sections of ICs along an arbitrary drawn cut-line on the layout. Cross-Sectional Viewer is a link between
22 years ago
How do you perform a lift off procedure in ATHENA?
A common technique for creating metal contacts is one known as a lift off. When performing a lift off process step, in order to create metal contacts, for example, it
22 years ago
Transient Simulations of Edge Emitting Fabry-Perot InP/InGaAsP Laser Diode Using Silvaco TCAD Tools
In this communication we present a brief description of our initial results of transient simulation of InP/InGaAsP Fabry-Perot edge emitting laser diode structure Using Silvaco ATLAS/Blaze and Laser modules. The
22 years ago
Practice of LPE Rule File Generation by Exact
This article will show how you can create LPE rule files using EXACT’s LISA scripting functionality. We will concentrate on generating a technology file for parasitic capacitance extraction with HIPEX-C.
22 years ago
Two-Dimensional Device Simulation of the InGaAs/InP Avalanche Photodiodes
The high gain, and high gain-bandwidth product of the avalanche photodiodes is one of the key device for the long distance optical communication systems. For the 0.92-1.65um wavelength range, the
22 years ago
Resistor and Capacitor L/W Parameters in LVS Comparison
In the design of VLSI circuits the situations occur very often when a single schematic device is implemented in the layout by the group of several devices connected in parallel
22 years ago
Fast and Accurate Simulation of the Steady-State of Voltage Controlled Oscillators with SmartSpice-RF
A novel simulation method of the steady-state of oscillators, based on Harmonic Balance (HB), is presented. A comparison with regular transient simulations demonstrates its advantages on a feedback voltage-controlled oscillator
22 years ago
A Sophisticated Verilog-A Debugger
During the elaboration of a Verilog-A model, debugging a module can be very useful for detecting non-physical behavior or fine-tuning the model. The SILVACO Verilog-A debugger has been designed to