Robust SPICE Modeling with Verilog-A: Principles and Practical Techniques Insufficient robustness of models in SPICE circuit simulators may lead to a poor convergence, simulation failures and finally an unreliable or