Shortcode news and reviews

Testimonials

Know how your circuit behaves across process variation before silicon tells you, with Monte Carlo-accurate results up to 30X faster. 

Resources
Products
Solutions

, ,

7 years ago

CMOS Technology

The full text for most of these papers may be found at the IEEE website at www.ieee.org. T Uchino1, 2, E Gili1, 3, L Tan4, O Buiu4, S Hall4 and

, ,

7 years ago

Process Simulation

The full text for most of these papers may be found at the IEEE website at www.ieee.org. Guriqbal Singh Josan, Archana Devasia, Sean Rommel and Santosh K. Kurinec, “Simulation and

7 years ago

What’s in the New MIPI Alliance I3C V1.1 Standard?

February 27th 2020 | 10:00 am - 11:00 am (PST) I3C has the advantages in reducing pin count, increasing performance, and decreasing power while achieving some level of backwards compatibility

, , ,

7 years ago

Weebit Nano and Silvaco Develop New Simulation Capabilities to Increase ReRAM Adoption

February 19, 2020

7 years ago

TCAD of Innovative Nanodevices with Victory Atomistic

This webinar will introduce to the simulation capabilities of Victory Atomistic (VA) as part of the Silvaco TCAD suite of tools. VA is a multipurpose nanodevice simulation tool based on

,

7 years ago

Two-dimensional oscillatory neural networks for energy efficient neuromorphic computing

Feb. 5, 2020 On the 4 th and 5th of February 2020, in Montpellier (France), at the premises of LIRMM, CNRS the Kick-off meeting of NeurONN took place. All the

7 years ago

New MIPI I3C V1.1 Standard Streamlines Peripheral Connectivity with Lower Cost and Higher Bandwidth

The MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today.

, ,

7 years ago

Accelerate the Circuit Simulation Flow with Jivaro Parasitic Reduction

Jivaro is a unique, stand-alone solution for the reduction of parasitic networks that include resistors, capacitors, and inductors (RLCK). It helps back-end verification teams (SPICE or FastSpice users) speed up

7 years ago

For Next Generation Nanowires, Simulation from Atoms to SPICE

As process nodes continue to shrink, the requirement for additional physics-based simulation is gradually creeping into each stage of the design process. By way of illustration, Technology Computer Aided Design

7 years ago

Atomistic Analysis and Next Generation Computing at IEDM 2019

IEDM is THE device conference with more than a thousand participants from major companies and R&D institutes. Many talks were dedicated to new memory devices and circuits, including Ferroelectrics, MRAM,

7 years ago

TCAD Recommended Textbooks

CMOS: Mixed-Signal Circuit Design, Second Edition R. Jacob Baker. Published Wiley-IEEE Press, 2nd Edition. Published 2009, pp. 330 ISBN 978-0-470-29026-2 Understanding Modern Transistors and Diodes David L. Pulfrey, Cambridge University

7 years ago

IP Solutions for Secure Autonomous Driving

This webinar will present the risks and necessary countermeasures for securing cyber-physical vehicle systems. Manufacturers are pressured by customer demands and market competition to rapidly integrate the latest features into