D-PHY LVDS Combo TX
Home » Products & Workflows Hub » AI-Driven Design » Design IP » Multi-Standard » D-PHY LVDS Combo TX
D-PHY and LVDS combo transmitter IP
A D-PHY LVDS combo transmitter from Mixel, a Silvaco company, for the sending end of a display or camera link: one PHY drives a MIPI D-PHY or an LVDS receiver, so your SoC carries one output block, not two.
Why drive D-PHY and LVDS from one transmitter
Most output PHYs lock your chip to one kind of receiver. This one leaves the choice open.
What it is
A MIPI D-PHY transmitter and an LVDS serializer in the same PHY. The D-PHY side runs one clock lane and up to four data lanes, in high-speed and low-power modes. The LVDS side sends 7 bits per channel on every pixel clock and is compatible with TIA/EIA-644.
Why one PHY for both
The receiver at the far end of your link isn’t always your call. One program’s panel or bridge wants D-PHY; the next wants LVDS. With one transmitter covering both, you integrate and verify a single output PHY, then reuse it on the next program built on that process. Need LVDS only? The standalone LVDS parts do that job.
Two parts, two jobs
On GlobalFoundries 22FDX+, it’s a DSI TX+ for displays. The plus adds internal loopback, so the PHY can be tested at full speed in production and in-system. On Tower 65nm BSB, it’s a CSI-2 transmitter: the camera side. Both only transmit. If your chip receives, you want the D-PHY/LVDS Combo RX.
D-PHY LVDS combo transmitter parts
Check your foundry and node first. Everything else follows from that.
| Foundry | Product Name | Features | Part Number | Grade |
|---|---|---|---|---|
| GlobalFoundries | LVDS/D-PHY DSI TX+ combo in GF 22FDX+ | Supports MIPI D-PHY and LVDS, 4CH/4L, 1039.5Mbps/2.5Gbps, full-speed internal loopback testability | ||
| TSMC | LVDS/D-PHY CSI-2 RX Combo in TSMC 28HPC+ | Supports MIPI D-PHY and LVDS, 4CH/4L, 600Mbps/1.5Gbps | ||
| Tower | LVDS/D-PHY CSI-2 TX Combo in Tower 65BSB | Supports MIPI D-PHY and LVDS, 3CH/2L, 600Mbps/1.2Gbps |
CH counts LVDS channels and L counts D-PHY lanes. Each rate pair gives the LVDS channel rate first, then the D-PHY lane rate. TX+ marks the part with built-in full-speed test. Foundry or process not listed? Ask about your node.
Applications
Designs where the receiver could go either way.
Display links bridging legacy LVDS and MIPI
Serve an LVDS display link and a MIPI DSI link from one PHY on GlobalFoundries 22FDX+.
Industrial panels
Whether the panel takes LVDS or MIPI D-PHY, the same transmitter drives it.
Proof and resources
The D-PHY half of this PHY comes from the team that first took D-
PHY to silicon, and Mixel has been a MIPI Alliance member since 2006.
2 parts
one at GlobalFoundries, one at Tower
TIA/EIA-644
the LVDS spec both parts are compatible with
2.5 Gbps · 1039.5 Mbps
D-PHY lane rate and LVDS channel rate, 22FDX+ part
9 foundries · 12 nodes
where Mixel interface IP is silicon-proven, from 180nm down to 5nm
Customer · Mixel MIPI IP (D-PHY parts)
November 2025
indie
indie designs automotive radar processors and MMICs. It chose Mixel's ASIL-B compliant D-PHY CSI-2 TX and RX for those chips, with a safety manual and certified safety deliverables. Not the combo, but the same D-PHY team.
“We needed a MIPI IP provider that could support our strict automotive requirements to further our radar portfolio and enable efficient and scalable ADAS architecture solutions. Through our long-standing partnership with Mixel and their extensive automotive experience, we had full confidence in Mixel’s capabilities and reliability. We are looking forward to our continued collaboration.”
Peter Gulden, EVP Radar Systems and Software, indie
Catalog · PDF
Summer 2026
PRO IP product selection guide
Both combo transmitters by node and part number, including the 22FDX+ automotive grade, alongside every other PRO IP part.
Talk to the team that designed it
Give a Silvaco IP specialist your foundry, node and lane count. You’ll hear back on licensing and deliverables for the D-PHY LVDS combo transmitter, and your license includes the first year of support.
What engineers ask about D-PHY LVDS combo transmitter IP
What is a D-PHY LVDS combo transmitter?
It's one transmit PHY that runs either MIPI D-PHY or TIA/EIA-644-compatible LVDS. Mixel, a Silvaco company, designs it. Silvaco offers two versions, a DSI TX+ on GlobalFoundries 22FDX+ for display links and a CSI-2 transmitter on Tower 65nm BSB for camera links.
When is a combo transmitter needed?
When your SoC output has to drive a MIPI D-PHY receiver in one design and an LVDS receiver in another, such as a display interface expected to work with panels of either type. One combo transmitter replaces a D-PHY transmitter plus a separate LVDS serializer on the die.
Which foundries and nodes are available?
Two processes, one part each. GlobalFoundries 22FDX+ has the DSI TX+, with full-speed internal loopback and an automotive-grade version. Tower 65nm BSB has the CSI-2 transmitter. Designing on another foundry or node? Tell a Silvaco IP specialist which one before you shortlist.
What data rates are supported?
The GlobalFoundries 22FDX+ DSI TX+ reaches 1039.5 Mbps per LVDS channel across four channels, and 2.5 Gbps per D-PHY lane across four lanes. The Tower 65nm BSB CSI-2 transmitter tops out at 600 Mbps on each of three LVDS channels and 1.2 Gbps on each of four D-PHY lanes.
Can the same part receive as well as transmit?
No. Both are transmit-only parts. The TX+ loopback exists so the PHY can be tested at full speed in production and in-system; it doesn't receive data. The D-PHY/LVDS Combo RX handles D-PHY and LVDS reception in one PHY, as a CSI-2 receiver on TSMC 28HPC+.
How does this differ from a separate LVDS PHY?
A standalone LVDS PHY speaks one standard. Silvaco lists four-channel LVDS TX and RX parts on TSMC 40LP at 1000 Mbps per channel, plus an LVDS TX+ on UMC 40ULP at 770 Mbps. Pick the combo when the same output may also need to run MIPI D-PHY, since one block then covers both links.