Shortcode news and reviews
3 weeks ago
Requires: CLEVER Micro-loading etching effects describe the phenomenon whereby the effective material etch rate depends on the hole size of the pattern masking layer. This can be simulated using the
3 weeks ago
Requires: CLEVER Version 3.6.10 or Later This example demonstrates how to:- Include well isolation depletion capacitance in the calculation. Include source/drain depletion capacitance in the calculation. Specify cyclical cell boundary
3 weeks ago
Requires: CLEVER, VICTORYPROCESS This example illustrates using Clever to simulate the physics in Liquid Crystal films. Liquid crystal films consist of long molecules, called directors which rotate in response to
3 weeks ago
Requires: Victory Process / Clever Minimum Versions: Victory Process 7.14.3.R / Clever 3.11.6.C or Later This example demonstrates the electrical and optical simulation of a liquid crystal (LC) cell in
3 weeks ago
TCAD Training Materials 2 quick start guides to the TCAD examples, one for PC and one for Linux. Open, no sign-in Search the whole Technical Library Papers hosted by Silvaco
3 weeks ago
Silvaco privacy policy Silvaco is committed to protecting your privacy, and understands this protection helps ensure the continued success of our business. As a result, Silvaco only collects and/or uses
3 weeks ago
Talk to a Silvaco Expert Tell us what you are working on, and a Silvaco application engineer or your regional sales team replies by email. An evaluation or an answer
3 weeks ago
Variation and Yield Analysis White Papers 3 white papers on variation-aware design with VarMan.Each one opens Silvaco’s download page, where you log in or register to get the file. Search
3 weeks ago
SPICE Simulation White Papers 3 white papers on variation-aware design with VarMan.Each one opens Silvaco’s download page, where you log in or register to get the file. Search the whole
3 weeks ago
SPICE Simulation Published Papers 5 published papers on compact modeling and circuit simulation, 2013 to 2017: IGBT, SiC, LDMOS and neural-network devices, four of them by Silvaco engineers. Search the
3 weeks ago
SPICE Simulation Application Notes 24 application notes for analog, mixed-signal and RF circuits, on SmartSpice, SmartView, Gateway, Verilog-A modeling, Utmost IV extraction, single-event upset and EDIF import. Open, no sign-in
3 weeks ago
Parasitic Extraction Presentations 3 Victory RCx Pro presentations on field solver parasitic extraction: extraction steps for an SRAM, RC extraction of 3D structures, and worked examples on a NOR cell,