• Analog Custom Design & Analysis Examples

    Analog Custom Design & Analysis Examples

019_jitter_sim : Jitter analysis

Requires: SmartSpice & Smartview

Minimum Versions: SMARTSPICE 4.18.16.R

The benefits of this example are that the user can perform further analysis on saved results without having to re-execute a lengthy simulation. The example demonstrates this by performing Timing Jitter analysis on a previously executed simulation run.

Referring to the schematic, a transient analysis is performed by sourcing and running a simulation on the main "ex1_long.in" inputdeck. The voltage waveforms at node 3 and 4 are saved in the "ex1_long.raw" simulation results file captured during the transient analysis.

Separately, the "Clock_jitter_meas.in" controldeck is sourced. The control section loads the "ex1_long.raw" simulation results file and performs a Timing Jitter calculation on the voltage information collected at node 3 during the previous simulation run. Furthermore, all Timing Jitter analysis jitter vectors are also generated (the .MEASURE ... JITTER statement).

The waveforms show all Timing Jitter analysis metrics versus time at node 3. The histograms show all Timing Jitter analysis distributions at node 3.

Input Files
Graphics
Copyright © 1984 - Silvaco, Inc. All Rights Reserved. | Privacy Policy