Analog Custom IC Design Solution

Full-featured Circuit Design, Layout and Simulation​

Production Proven at Mature and Advanced Nodes​

Leading Parasitic Reduction Tool​

Advanced Variation Analysis​

Analog Custom IC Design Solution

Full-featured Circuit Design, Layout and Simulation​

Production Proven at Mature and Advanced Nodes​

Leading Parasitic Reduction Tool​

Advanced Variation Analysis​

Full Analog IC-CAD Design Flow

Silvaco offer a full IC-CAD design flow including design capture, circuit simulation, layout design, physical verification, parasitic extraction and reduction, and post-layout analysis including statistical variation, IR-drop/EM.

1

Gateway Schematic Capture

2

Expert Layout Editor

3

Guardian DRC/LVS/Net Physical Verification

4

Full-Chip Parasitic Extraction

5

SmartSpice Circuit Simulator

6

SmartView Waveform Analyzer

7

Jivaro Parasitic Reduction for Fast, Accurate Simulation

8

Parasitic Analyzer and Debugger

9

InVar IR-drop and Thermal Analysis

10

VarMan Statistical Variation and Yield Analyzer

11

Utmost IV Device Characterization and SPICE Modeling

Schematic Editor

Gateway is a highly productive environment with intuitive editing, capacity to support large and complex hierarchical or flat designs, ability to automatically generate symbols from existing legacy netlists and support for industry standard netlist and interface formats. It features tight integrations to Silvaco TCAD and analog custom design tools.

Analog Simulation

SmartSpice is a high performance parallel SPICE simulator that provides a complete set of active device models, Verilog-A compact modeling, tight integration with the schematic, layout and TCAD analysis tools. It is a proven, comprehensive solution for applications including simulation of complex high precision analog and mixed-signal circuits, memory, custom digital design and characterizing cell libraries of advanced semiconductor processes.

InVar is a power integrity, EM/IR and thermal analysis tool for analog and mixed-signal IC designs. InVar’s patented multi-analysis engines ensure that interactions among the different domains are correctly integrated to give a high accuracy result.

Layout Editor

Expert is a hierarchical IC layout editor featuring high capacity and flexible use across many silicon technologies in analog, mixed-signal, RF and digital circuits. As a key part of Silvaco’s custom IC design suite, Expert is seamlessly integrated with Gateway schematic design and Guardian physical verification environments. Links to Calibre® RealTime provide sign-off quality DRC interactively and on demand. Expert’s intuitive interface, easy setup and interactive rule checking enable designers to quickly produce correct layouts resulting in fast tapeouts.

DRC/LVS Physical Verification

Guardian™ performs physical verification of analog, digital and mixed-signal ICs including design rule checks (DRC), layout vs schematic (LVS) comparison, and layout netlist extraction. It is engineered to deliver high performance and capacity using multi-threaded batch processing of large hierarchical designs, accurate processing of complex shapes and exceptional user productivity with fast interactive verification and intuitive debug. It is fully integrated with the Expert layout editor.

Full-Chip Parasitic Extraction

Hipex provides an accurate and fast solution for the extraction of parasitic capacitance and resistance from hierarchical layouts of analog, mixed-signal, memory IC and SoC designs. As part of Silvaco’s complete Physical IC design Verification flow, it is tightly integrated with Expert layout editor for DRC/LVS and RC parasitic extraction.  It supports both fast pattern matching and field-solver solver modes.

Parasitic Reduction & Analysis

Jivaro is a netlist reduction platform. It speeds up the simulation time, increases accuracy and also reduces memory footprint during simulation. Viso analyses netlist parasitics to explore delay, resistance and capacitance values for quick debug post-layout design problems. Belledonne and Brenner are used for layout comparison of extracted netlists to qualify layout parasitic extraction (LPE) flows.

Variation Analysis

VarMan is a comprehensive suite of analysis tools that allow designers to accurately address statistical variations and to make the right implementation decision upfront. VarMan is a new-generation tool that employs machine-learning technology and provides efficient and reliable solutions for analog, RF, standard cells, IO, and memory designs.

SPICE Model Generation

Silvaco’s Utmost IV is the industry’s premier solution to address these challenges for the characterization and modeling of cutting-edge CMOS and compound semiconductor devices. It provides an easy-to-use, database-driven environment for the characterization of semiconductor devices and the generation of accurate, high-quality SPICE models, macro-models and Verilog-A models for analog, mixed-signal and RF applications.

Analog Custom Design Resources

Analog Simulation
Analog Custom Design & Analysis
SmartSpice Gateway
Model Generation
Guardian DRC
Utmost IV Guardian LVS
Parasitic Extraction
Expert
Hipex
Gateway – Schematic Capture Jivaro– Parasitic Reduction for Fast, Accurate Simulation
Expert – Layout Editor Viso – Parasitic Analyzer and Debugger
Guardian – DRC/LVS/Net Physical Verification Belledonne – Layout Parastic Extraction Comparison
SmartSpice – Circuit Simulator VarMan – Statistical Variation and Yield Analyzer
SmartView – Waveform Analyzer VarMan XMA Option – Full-chip RAM Yield Analyzer
SmartSpice RadHard – Radiation Effects Circuit Simulator VarMan for Libraries – Library Statistical Functional Verification
SmartSpice Pro– FastSPICE Simulator Utmost IV– Device Characterization and SPICE Modeling
Hipex – Full-Chip Parasitic Extraction Utmost IV Quick-Start– Model extraction and Optimization Templates
InVar IR – Drop and Thermal Analysis TechModeler – Verilog-A Blackbox Device Modeling

Simulate 40X Faster with SmartSpice HPP

Using SmartSpice Compact Models


Videos

News

Blogs

Customer Interview: Why I Rely on SmartSpice

Simulate 40X Faster with SmartSpice HPP

Customers

Kunihisa Ishii
 More customers will be able to use our six-inch silicon foundry with our new 0.35 µm CMOS PDK for Silvaco custom design tools. With our partnership with Silvaco, who have a lot of experience in analog custom design solutions, we will reduce total development costs for our customers and extend our flexible foundry services. 
© Copyright 1984 - 2020 Silvaco, Inc. All Rights Reserved. | Privacy Policy