• Analog Custom Design & Analysis Examples

004_hipex : HIPEX tool for parasitic RC extraction

Minimum Required Versions: Expert 4.10.39.R & HIPEX 3.4.38.R

HIPEX-C is a full-chip parasitic capacitance extractor used to extract coupling and ground capacitors from an Integrated Circuit (IC) layout.
HIPEX-R is a hierarchical full-chip parasitic resistance extractor used to extract resistances from an IC layout.
HIPEX-RC is a full-chip parasitic capacitance and resistance extractor.

1.1. Layout Parameter Extraction Setup

  • Node Names
    The global node names are set in the Layout Parameter Extraction Setup dialog. To open the Layout Parameter Extraction Setup, select Verification->Extraction->Setup . Then select the Node Names tab page. The global node names of the power, ground and other nodes are set (see node_names.png ).
  • Netlisting
    When using HIPEX-C, the coupling threshold between two nets can be set under this tab. If the threshold is set to "0" all nets can coupled to every other nets for parasitic capacitances. If a threshold is set, only coupling capacitances between two nets with value greather than the threshold will be listed in the netlist. All other nets will have their parasitic value reference to ground. If the Coupling mode switch is enabled, a user can specify the nets for which coupling capacitance is allowed (Selected nets) or the nets for which the coupling capacitance will be ignored (ignored nets). The SPICE, DSPF and SPEF are generated when their options are turned on.
  • Technology
    Technology of the parasitic capacitance and resistance is set.
  • Parasitic Extraction
    Capacitance is extracted for all nodes or for a selected list of nodes in the layout.

1.2. Execution of HIPEX

HIPEX Database (HDB) generation is the first stage of Parasitic Extraction because it contains the information necessary for the Parasitic Databases (Resistance Database:RDB, Capacitance Database:CDB) generation. HDB database contains geometric and electric information on nodes and extracted design devices. Once you generate HIPEX Database (HDB), you don't need to run HIPEX-Net again unless you change the layout or rule file. HDB must be regenerated if an option or rule file was changed since the last run of HIPEX-Net layout.

  • Load the file integration_ex04.eld, then open ex04 cell.
  • Open the Node Names tab page, then add VDD for Power, GND for Ground.
  • Click the Technology tab, then select parasitic_c.lisa for the parasitic capacitance technology and select parasitic_r.lisa for the parasitic resistance technology.
  • Select Verification->Extraction->HIPEX-Net->Run which generates the HIPEX database.
    To generate parasitic capacitance only, select: Verification->Extraction->HIPEX-C->Run.
    To generate the parasitic resistance only, select: Verification->Extraction->HIPEX-R->Run.
    If you would like to get a netlist containing both R and C parasitics, select: Verification->Extraction->HIPEX-RC->Run.
  • The parasitic netlist is generated (see parasitic_netlist.png ).
  • When the node is highlighted by the node probing, parasitic capacitance is displayed in the balloon if the DSPF file was generated. Display of parasitic resistance in two points is also available. To display parasitic resistance, hold down the Ctrl key while clicking two points of the node highlighted (see rc_value.png ).
Input Files
Graphics
These examples are for reference only. Every software package contains a full set of examples suitable for that version and are installed with the software. If you see examples here that are not in your installation you should consider updating to a later version of the software.
Copyright © 1984 - Silvaco, Inc. All Rights Reserved. | Privacy Policy