In this article we show a Fab Technology Co-Optimization (FTCO) workflow that connects GDS layout import, three-dimensional process simulation, GPU-accelerated FDTD, design of experiments (DOE), with AI-based surrogate modeling.

This paper presents TCAD process, mesh, and device simulations of a 1200 V vertical gallium nitride (GaN) FinFET using Silvaco Victory tools