About Gigi Boss
This author has yet to write their bio.
Meanwhile lets just say that we are proud Gigi Boss contributed a whooping 214 entries.
Entries by Gigi Boss
This work reports on the design of a high efficiency InGaN-based two junction (2J) tandem solar cell via numerical simulation, operating at high temperatures (450o C) and under 200 suns for application in a hybrid concentrating solar thermal (CST) system. To address the polarization and band-offset issues for GaN/InGaN heterojunction solar cells, band engineering techniques are employed. A simple interlayer is proposed at the hetero-interface rather than using an In composition grading layer, which is difficult to fabricate. The base absorber thickness and doping concentration have been optimized for 1J cell performance, and current matching was imposed on the series constrained 2J tandem cell design. The simulation results show that the crystalline quality (short recombination lifetime) of current nitride materials is a critical limiting factor the performance of the 2J cell design at high temperatures. The theoretical conversion efficiency of the best devices can be as high as ~21.8% at 450o C and 200X based on the assumed material parameters.
June 30, 2022
In this webinar, we highlight how leading display and detector companies exploit the capabilities of Silvaco tools for schematic and layout editing, very accurate field solver-based parasitic extraction required by modern TFT technology, back-annotation of parasitic RC elements into the netlist, and fast and accurate SPICE simulations of large arrays of pixels.
June 9, 2022
In this webinar, we will introduce a solution to the long-standing issue in the display community of Image Retention and how to simulate this effect at the SPICE level.
Self-heating effect may cause over-heated damage and degradation for silicon-on-insulator (SOI) devices, so numerical counting heat generated, and distribution can optimize the radio frequency integrated circuits (RFICs) applications. Both conventional and high resistivity, trap-rich SOI substrates are fabricated to investigate self-heating effects. There are two identical n channel metal-oxide-semiconductor-field-effect transistors (nMOSFETs) placed together to share a common source and the same active silicon region. One MOSFET is biased above threshold voltage and into saturation to heat-up the active region as a heater, and another device is biased into the sub-threshold regime to track the temperature changes as a localized thermometer. Compared to bulk single crystal silicon, the trap-rich SOI substrate consists of a high-defected polysilicon layer, which has introduced between the buried oxide layer and substrate. Due to the grain boundaries, the polysilicon layer has more phonon scattering and less value of thermal conductivity. However, based on the measurement results, two types of substrates SOI devices have similar performance for temperature increased. Therefore, a Silvaco numerical simulation has been issued to analysis the heat flow distribution within the devices and dissipation solution.
May 12, 2022
In this webinar, we will provide an overview of the AMBA AHB subsystems and products offered by Silvaco. Some topics of discussion include Channel vs. Fabric architecture, low power, customization, hardware- and software-based security, and co-verification of the hardware and software.
May 5, 2022
In this webinar, the latest incoherent scattering models of the quantum transport implementations are presented. They faithfully reproduce–without adjustable parameters–experimental observations of band gap narrowing and Urbach band tails in a sequence of III-V semiconductors and transition metal dichalcogenides.
April, 28, 2022 (PDT)
In this webinar, we will describe SmartSpice’s 4-terminal TFT compact model. Unique in the market, we present some of the characteristics of this compact model, and some of the degrees of freedom that it brings to both the modeling and the design teams.
- Design IP
- Foundation IP
- Standard Cell Library IP
- IP Management