Silvaco IP offers a production-proven suite of wired interface IP for serial bus and debug applications.
Category | Title | Features |
---|---|---|
Serial Bus | I3C 1.1 Advanced Controller | I3C V1.1, APB 3.0, SDR, DDR, HDR-BT, IBI |
I3C 1.1 Autonomous Target | I3C V1.1, APB 3.0, SDR, DDR, HDR-BT, IBI | |
I3C 1.1 Advanced Target | I3C V1.1, APB 3.0, SDR, DDR, IBI | |
I2C | I2C V2.1, APB 2.0, SMEBus 2.0, ACCESS.Bus | |
USB 2.0 HS, Host | USB 2.0, OHCI compliant, DMA, Bulk/Interrupt/Isochronous endpoints | |
USB 2.0 HS, Device | USB 2.0, DMA, Bulk/Interrupt/Isochronous endpoints | |
Debug | IEEE 1149.7 TAP Controller | IEEE STD 1149.7 – 2009, JTAG ( IEEE 1149.1 ), 2-pin access, Reduced scan time |
Resources
Webinars
Videos
News
Blogs
Customers
CEO
Designing with Silvaco’s Octal SPI Memory Controller with Advanced Memory Support for IoT Systems
Achieving Extreme Low Power IoT Designs with Silvaco’s 55LPx Foundation IP Solution
Development & Delivery of Complete IO & ESD Library in 5 Weeks
Accelerating Wireless IOT SoC Implementation with Silvaco AMBA® Subsystem IP
How to Design Ultra-low Power Embedded Memories with Silvaco Memory Compilers