{"id":37097,"date":"1998-03-02T19:18:24","date_gmt":"1998-03-02T19:18:24","guid":{"rendered":"https:\/\/silvaco.com\/%e6%9c%aa%e5%88%86%e7%b1%bb\/circuit-verification-via-hypergraph-realization\/"},"modified":"2021-10-13T10:58:45","modified_gmt":"2021-10-13T17:58:45","slug":"circuit-verification-via-hypergraph-realization","status":"publish","type":"post","link":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/","title":{"rendered":"Circuit Verification via Hypergraph Realization"},"content":{"rendered":"<div id='template_overview'  class='avia-section main_color avia-section-small avia-no-border-styling  avia-bg-style-scroll  avia-builder-el-0  el_before_av_section  avia-builder-el-first   container_wrap fullsize' style='background-color: #ffffff;  margin-top:0px; margin-bottom:0px; '  ><div class='container' ><main  role=\"main\" itemprop=\"mainContentOfPage\"  class='template-page content  av-content-full alpha units'><div class='post-entry post-entry-type-page post-entry-37097'><div class='entry-content-wrapper clearfix'>\n<div class='flex_column_table av-equal-height-column-flextable -flextable' style='margin-top:20px; margin-bottom:0px; '><div class=\"flex_column av_three_fourth  flex_column_table_cell av-equal-height-column av-align-top first  avia-builder-el-1  el_before_av_one_fourth  avia-builder-el-first  \" style='padding:0px 0px 0px 0px ; border-radius:0px; '><section class=\"av_textblock_section \"  itemscope=\"itemscope\" itemtype=\"https:\/\/schema.org\/BlogPosting\" itemprop=\"blogPost\" ><div class='avia_textblock  '   itemprop=\"text\" ><h1>Circuit Verification via Hypergraph Realization<\/h1>\n<p>One of the most challenging and time consuming tasks in VLSI design automation is Layout Versus Schematic (LVS). The problem is to test the consistency between the actual circuit, represented by the layout, and the nominal circuit upon which the design was based. From mathematical point of view the core problem is the Hypergraph Isomorphism Problem (HIP)<\/p>\n<p>Unfortunately, it is known as NP-hard, so (as for most of CAD problems) it is extremely important to investigate the frequently encountered particular cases. It is well-known fact that particular case of HIP &#8211; Graph Isomorphism Problem &#8211; becomes easy solvable when input graphs are planar or have bounded parameters. Following this association, the series of investigations were done for estimation of complexity of the HIP in case of planar hypergraphs. Despite of this problem was proven as NP-hard even for very restricted input parameters, some polynomial-time algorithms were invented for cases when most of hyperedges (they correspond to particular VLSI subcircuits) have the bounded capacity. Fortunately, the classifi ed polynomially-solvable for planarity test hypergraphs are in the same time (being planar) easy checkable on isomorphism. This provides the real breakthrough in effi ciency of LVS tools used in Celebrity (Silvaco suite for VLSI Design Automation) for wide class of integrated circuits.<\/p>\n<\/div><\/section><\/div><div class='av-flex-placeholder'><\/div><div class=\"flex_column av_one_fourth  flex_column_table_cell av-equal-height-column av-align-top av-zero-column-padding   avia-builder-el-3  el_after_av_three_fourth  avia-builder-el-last  \" style='border-radius:0px; ' id=\"whitepaper\" ><p><div  class='avia-builder-widget-area clearfix  avia-builder-el-4  el_before_av_image  avia-builder-el-first '><div id=\"nav_menu-29\" class=\"widget clearfix widget_nav_menu\"><div class=\"menu-simulation-standard-side-menu-chinese-simplified-container\"><ul id=\"menu-simulation-standard-side-menu-chinese-simplified\" class=\"menu\"><li id=\"menu-item-35571\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-35571\"><a href=\"https:\/\/silvaco.com\/zh-hans\/technical-library\/simulation-standard\/\">Simulation Standard<\/a><\/li>\n<\/ul><\/div><\/div><\/div><br \/>\n<div  class='avia-image-container  av-styling-    avia-builder-el-5  el_after_av_sidebar  el_before_av_button  avia-align-center '  itemprop=\"image\" itemscope=\"itemscope\" itemtype=\"https:\/\/schema.org\/ImageObject\"  ><div class='avia-image-container-inner'><div class='avia-image-overlay-wrap'><a href=\"\/dynamicweb\/jsp\/downloads\/DownloadDocStepsAction.do?req=download&amp;nm=simstd_mar_1998_a3.pdf\" class='avia_image' target=\"_blank\" rel=\"noopener noreferrer\"><img decoding=\"async\" width=\"217\" height=\"300\" class='wp-image-22102 avia-img-lazy-loading-not-22102 avia_image' src=\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-217x300.jpg\" alt='' title='simstd_mar_1998_a3'  itemprop=\"thumbnailUrl\" srcset=\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-217x300.jpg 217w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-744x1030.jpg 744w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-768x1064.jpg 768w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-1109x1536.jpg 1109w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-1083x1500.jpg 1083w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-509x705.jpg 509w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-27x37.jpg 27w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-40x55.jpg 40w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3-35x48.jpg 35w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg 1205w\" sizes=\"(max-width: 217px) 100vw, 217px\" \/><\/a><\/div><\/div><\/div><br \/>\n<div  class='avia-button-wrap avia-button-center  avia-builder-el-6  el_after_av_image  avia-builder-el-last ' ><a href='\/dynamicweb\/jsp\/downloads\/DownloadDocStepsAction.do?req=download&amp;nm=simstd_mar_1998_a3.pdf' class='avia-button  avia-color-grey   avia-icon_select-yes-right-icon avia-size-small avia-position-center ' target=\"_blank\" rel=\"noopener noreferrer\"><span class='avia_iconbox_title' >Download Simulation Standard<\/span><span class='avia_button_icon avia_button_icon_right' aria-hidden='true' data-av_icon='\ue875' data-av_iconfont='entypo-fontello'><\/span><\/a><\/div><\/p><\/div><\/div><!--close column table wrapper. Autoclose: 1 --><\/div><\/div><\/main><!-- close content main element --><\/div><\/div><div id='av_section_2'  class='avia-section main_color avia-section-small avia-no-border-styling  avia-bg-style-scroll  avia-builder-el-7  el_after_av_section  avia-builder-el-last   container_wrap fullsize' style='background-color: #ffffff;  margin-top:0px; margin-bottom:0px; '  ><div class='container' ><div class='template-page content  av-content-full alpha units'><div class='post-entry post-entry-type-page post-entry-37097'><div class='entry-content-wrapper clearfix'>\n<div class='flex_column_table av-equal-height-column-flextable -flextable' style='margin-top:20px; margin-bottom:0px; '><div class=\"flex_column av_one_full  flex_column_table_cell av-equal-height-column av-align-top first  avia-builder-el-8  avia-builder-el-no-sibling  \" style='padding:0px 0px 0px 0px ; border-radius:0px; '><\/div><\/div><!--close column table wrapper. Autoclose: 1 -->\n<\/p>\n","protected":false},"excerpt":{"rendered":"<p>One of the most challenging and time consuming tasks<br \/>\nin VLSI design automation is Layout Versus Schematic<br \/>\n(LVS). The problem is to test the consistency between<br \/>\nthe actual circuit, represented by the layout, and the<br \/>\nnominal circuit upon which the design was based.<\/p>\n","protected":false},"author":5,"featured_media":22102,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[7723],"tags":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO Premium plugin v24.0 (Yoast SEO v24.0) - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Circuit Verification via Hypergraph Realization - Silvaco<\/title>\n<meta name=\"description\" content=\"One of the most challenging and time consuming tasksin VLSI design automation is Layout Versus Schematic(LVS).\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/\" \/>\n<meta property=\"og:locale\" content=\"zh_CN\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Circuit Verification via Hypergraph Realization\" \/>\n<meta property=\"og:description\" content=\"One of the most challenging and time consuming tasksin VLSI design automation is Layout Versus Schematic(LVS).\" \/>\n<meta property=\"og:url\" content=\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/\" \/>\n<meta property=\"og:site_name\" content=\"Silvaco\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/SilvacoSoftware\/\" \/>\n<meta property=\"article:published_time\" content=\"1998-03-02T19:18:24+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2021-10-13T17:58:45+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1205\" \/>\n\t<meta property=\"og:image:height\" content=\"1669\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Ingrid Schwarz\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@SilvacoSoftware\" \/>\n<meta name=\"twitter:site\" content=\"@SilvacoSoftware\" \/>\n<meta name=\"twitter:label1\" content=\"\u4f5c\u8005\" \/>\n\t<meta name=\"twitter:data1\" content=\"Ingrid Schwarz\" \/>\n\t<meta name=\"twitter:label2\" content=\"\u9884\u8ba1\u9605\u8bfb\u65f6\u95f4\" \/>\n\t<meta name=\"twitter:data2\" content=\"5 \u5206\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/\",\"url\":\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/\",\"name\":\"Circuit Verification via Hypergraph Realization - Silvaco\",\"isPartOf\":{\"@id\":\"https:\/\/silvaco.com\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg\",\"datePublished\":\"1998-03-02T19:18:24+00:00\",\"dateModified\":\"2021-10-13T17:58:45+00:00\",\"author\":{\"@id\":\"https:\/\/silvaco.com\/#\/schema\/person\/f85f880bc8a7ce823b36a9072e1f0a29\"},\"description\":\"One of the most challenging and time consuming tasksin VLSI design automation is Layout Versus Schematic(LVS).\",\"breadcrumb\":{\"@id\":\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#breadcrumb\"},\"inLanguage\":\"zh-CN\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"zh-CN\",\"@id\":\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#primaryimage\",\"url\":\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg\",\"contentUrl\":\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg\",\"width\":1205,\"height\":1669},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/silvaco.com\/zh-hans\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Circuit Verification via Hypergraph Realization\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/silvaco.com\/#website\",\"url\":\"https:\/\/silvaco.com\/\",\"name\":\"Silvaco\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/silvaco.com\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"zh-CN\"},{\"@type\":\"Person\",\"@id\":\"https:\/\/silvaco.com\/#\/schema\/person\/f85f880bc8a7ce823b36a9072e1f0a29\",\"name\":\"Ingrid Schwarz\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"zh-CN\",\"@id\":\"https:\/\/silvaco.com\/#\/schema\/person\/image\/\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/d3bb75be07e3e2b63d0be26dc8912ffe?s=96&d=blank&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/d3bb75be07e3e2b63d0be26dc8912ffe?s=96&d=blank&r=g\",\"caption\":\"Ingrid Schwarz\"},\"url\":\"https:\/\/silvaco.com\/zh-hans\/author\/ingrid\/\"}]}<\/script>\n<!-- \/ Yoast SEO Premium plugin. -->","yoast_head_json":{"title":"Circuit Verification via Hypergraph Realization - Silvaco","description":"One of the most challenging and time consuming tasksin VLSI design automation is Layout Versus Schematic(LVS).","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/","og_locale":"zh_CN","og_type":"article","og_title":"Circuit Verification via Hypergraph Realization","og_description":"One of the most challenging and time consuming tasksin VLSI design automation is Layout Versus Schematic(LVS).","og_url":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/","og_site_name":"Silvaco","article_publisher":"https:\/\/www.facebook.com\/SilvacoSoftware\/","article_published_time":"1998-03-02T19:18:24+00:00","article_modified_time":"2021-10-13T17:58:45+00:00","og_image":[{"width":1205,"height":1669,"url":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg","type":"image\/jpeg"}],"author":"Ingrid Schwarz","twitter_card":"summary_large_image","twitter_creator":"@SilvacoSoftware","twitter_site":"@SilvacoSoftware","twitter_misc":{"\u4f5c\u8005":"Ingrid Schwarz","\u9884\u8ba1\u9605\u8bfb\u65f6\u95f4":"5 \u5206"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/","url":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/","name":"Circuit Verification via Hypergraph Realization - Silvaco","isPartOf":{"@id":"https:\/\/silvaco.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#primaryimage"},"image":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#primaryimage"},"thumbnailUrl":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg","datePublished":"1998-03-02T19:18:24+00:00","dateModified":"2021-10-13T17:58:45+00:00","author":{"@id":"https:\/\/silvaco.com\/#\/schema\/person\/f85f880bc8a7ce823b36a9072e1f0a29"},"description":"One of the most challenging and time consuming tasksin VLSI design automation is Layout Versus Schematic(LVS).","breadcrumb":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#breadcrumb"},"inLanguage":"zh-CN","potentialAction":[{"@type":"ReadAction","target":["https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/"]}]},{"@type":"ImageObject","inLanguage":"zh-CN","@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#primaryimage","url":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg","contentUrl":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_mar_1998_a3.jpg","width":1205,"height":1669},{"@type":"BreadcrumbList","@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/circuit-verification-via-hypergraph-realization\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/silvaco.com\/zh-hans\/"},{"@type":"ListItem","position":2,"name":"Circuit Verification via Hypergraph Realization"}]},{"@type":"WebSite","@id":"https:\/\/silvaco.com\/#website","url":"https:\/\/silvaco.com\/","name":"Silvaco","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/silvaco.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"zh-CN"},{"@type":"Person","@id":"https:\/\/silvaco.com\/#\/schema\/person\/f85f880bc8a7ce823b36a9072e1f0a29","name":"Ingrid Schwarz","image":{"@type":"ImageObject","inLanguage":"zh-CN","@id":"https:\/\/silvaco.com\/#\/schema\/person\/image\/","url":"https:\/\/secure.gravatar.com\/avatar\/d3bb75be07e3e2b63d0be26dc8912ffe?s=96&d=blank&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/d3bb75be07e3e2b63d0be26dc8912ffe?s=96&d=blank&r=g","caption":"Ingrid Schwarz"},"url":"https:\/\/silvaco.com\/zh-hans\/author\/ingrid\/"}]}},"_links":{"self":[{"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/posts\/37097"}],"collection":[{"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/comments?post=37097"}],"version-history":[{"count":1,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/posts\/37097\/revisions"}],"predecessor-version":[{"id":37102,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/posts\/37097\/revisions\/37102"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/media\/22102"}],"wp:attachment":[{"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/media?parent=37097"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/categories?post=37097"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/tags?post=37097"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}