{"id":36687,"date":"2003-07-01T21:27:56","date_gmt":"2003-07-01T21:27:56","guid":{"rendered":"https:\/\/silvaco.com\/%e6%9c%aa%e5%88%86%e7%b1%bb\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/"},"modified":"2021-10-13T10:41:44","modified_gmt":"2021-10-13T17:41:44","slug":"behavioral-modeling-of-pll-using-verilog-a-with-smartspice","status":"publish","type":"post","link":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/","title":{"rendered":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice"},"content":{"rendered":"
\n

Behavioral Modeling of PLL Using Verilog-A with SmartSpice<\/h1>\n

Introduction<\/h3>\n

In this article, we describe practical behavioral modeling for highly non-linear circuits using Verilog-A, which is analog extension of Verilog-AMS. At first, we describe behavioral modeling techniques for phase\/frequency detectors (PFD) and voltage-controlled oscillators (VCO) those are essential part of phase-locked loop systems shown in Figure.1. Model parameter extraction techniques are described and demonstrated later. Finally, these models are simulated with SmartSpice and verified against the results of transistor circuit simulations.<\/p>\n<\/div><\/section><\/div>

<\/div>