{"id":36687,"date":"2003-07-01T21:27:56","date_gmt":"2003-07-01T21:27:56","guid":{"rendered":"https:\/\/silvaco.com\/%e6%9c%aa%e5%88%86%e7%b1%bb\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/"},"modified":"2021-10-13T10:41:44","modified_gmt":"2021-10-13T17:41:44","slug":"behavioral-modeling-of-pll-using-verilog-a-with-smartspice","status":"publish","type":"post","link":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/","title":{"rendered":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice"},"content":{"rendered":"

Behavioral Modeling of PLL Using Verilog-A with SmartSpice<\/h1>\n

Introduction<\/h3>\n

In this article, we describe practical behavioral modeling for highly non-linear circuits using Verilog-A, which is analog extension of Verilog-AMS. At first, we describe behavioral modeling techniques for phase\/frequency detectors (PFD) and voltage-controlled oscillators (VCO) those are essential part of phase-locked loop systems shown in Figure.1. Model parameter extraction techniques are described and demonstrated later. Finally, these models are simulated with SmartSpice and verified against the results of transistor circuit simulations.<\/p>\n

\"\"<\/p>\n","protected":false},"excerpt":{"rendered":"

In this article, we describe practical behavioral modeling for highly non-linear circuits using Verilog-A, which is analog extension of Verilog-AMS. At first, we describe behavioral modeling techniques for phase\/frequency detectors (PFD) and voltage-controlled oscillators (VCO) those are essential part of phase-locked loop systems shown in Figure.1. Model parameter extraction techniques are described and demonstrated later. Finally, these models are simulated with SmartSpice and verified against the results of transistor circuit simulations.<\/p>\n","protected":false},"author":2,"featured_media":21985,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"inline_featured_image":false,"footnotes":""},"categories":[7723],"tags":[],"class_list":["post-36687","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-simulation-standard-zh-hans","entry","has-media"],"yoast_head":"\nBehavioral Modeling of PLL Using Verilog-A with SmartSpice - Silvaco<\/title>\n<meta name=\"description\" content=\"Behavioral Modeling of PLL Using Verilog-A with SmartSpice\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/\" \/>\n<meta property=\"og:locale\" content=\"zh_CN\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Behavioral Modeling of PLL Using Verilog-A with SmartSpice\" \/>\n<meta property=\"og:description\" content=\"Behavioral Modeling of PLL Using Verilog-A with SmartSpice\" \/>\n<meta property=\"og:url\" content=\"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/\" \/>\n<meta property=\"og:site_name\" content=\"Silvaco\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/SilvacoSoftware\/\" \/>\n<meta property=\"article:published_time\" content=\"2003-07-01T21:27:56+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2021-10-13T17:41:44+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_jul_2003_a2.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1344\" \/>\n\t<meta property=\"og:image:height\" content=\"1669\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Graham Bell\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@SilvacoSoftware\" \/>\n<meta name=\"twitter:site\" content=\"@SilvacoSoftware\" \/>\n<meta name=\"twitter:label1\" content=\"\u4f5c\u8005\" \/>\n\t<meta name=\"twitter:data1\" content=\"Graham Bell\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/\"},\"author\":{\"name\":\"Graham Bell\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/#\\\/schema\\\/person\\\/1a2f500c079fbc9fde16ab92d975b1d7\"},\"headline\":\"Behavioral Modeling of PLL Using Verilog-A with SmartSpice\",\"datePublished\":\"2003-07-01T21:27:56+00:00\",\"dateModified\":\"2021-10-13T17:41:44+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/\"},\"wordCount\":89,\"image\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/silvaco.com\\\/wp-content\\\/uploads\\\/simulationstandard\\\/simstd_jul_2003_a2.jpg\",\"articleSection\":[\"Simulation Standard\"],\"inLanguage\":\"zh-CN\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/\",\"url\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/\",\"name\":\"Behavioral Modeling of PLL Using Verilog-A with SmartSpice - Silvaco\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/silvaco.com\\\/wp-content\\\/uploads\\\/simulationstandard\\\/simstd_jul_2003_a2.jpg\",\"datePublished\":\"2003-07-01T21:27:56+00:00\",\"dateModified\":\"2021-10-13T17:41:44+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/#\\\/schema\\\/person\\\/1a2f500c079fbc9fde16ab92d975b1d7\"},\"description\":\"Behavioral Modeling of PLL Using Verilog-A with SmartSpice\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/#breadcrumb\"},\"inLanguage\":\"zh-CN\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"zh-CN\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/#primaryimage\",\"url\":\"https:\\\/\\\/silvaco.com\\\/wp-content\\\/uploads\\\/simulationstandard\\\/simstd_jul_2003_a2.jpg\",\"contentUrl\":\"https:\\\/\\\/silvaco.com\\\/wp-content\\\/uploads\\\/simulationstandard\\\/simstd_jul_2003_a2.jpg\",\"width\":1344,\"height\":1669},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/simulation-standard-zh-hans\\\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/silvaco.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Behavioral Modeling of PLL Using Verilog-A with SmartSpice\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/#website\",\"url\":\"https:\\\/\\\/silvaco.com\\\/\",\"name\":\"Silvaco\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/silvaco.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"zh-CN\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/#\\\/schema\\\/person\\\/1a2f500c079fbc9fde16ab92d975b1d7\",\"name\":\"Graham Bell\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"zh-CN\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9f674b069e2b9526390b225576bcd33cff2a8d8d4a893998225b1d4a32f7f456?s=96&d=blank&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9f674b069e2b9526390b225576bcd33cff2a8d8d4a893998225b1d4a32f7f456?s=96&d=blank&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9f674b069e2b9526390b225576bcd33cff2a8d8d4a893998225b1d4a32f7f456?s=96&d=blank&r=g\",\"caption\":\"Graham Bell\"},\"url\":\"https:\\\/\\\/silvaco.com\\\/zh-hans\\\/author\\\/graham\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO Premium plugin. -->","yoast_head_json":{"title":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice - Silvaco","description":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/","og_locale":"zh_CN","og_type":"article","og_title":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice","og_description":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice","og_url":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/","og_site_name":"Silvaco","article_publisher":"https:\/\/www.facebook.com\/SilvacoSoftware\/","article_published_time":"2003-07-01T21:27:56+00:00","article_modified_time":"2021-10-13T17:41:44+00:00","og_image":[{"width":1344,"height":1669,"url":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_jul_2003_a2.jpg","type":"image\/jpeg"}],"author":"Graham Bell","twitter_card":"summary_large_image","twitter_creator":"@SilvacoSoftware","twitter_site":"@SilvacoSoftware","twitter_misc":{"\u4f5c\u8005":"Graham Bell"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/#article","isPartOf":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/"},"author":{"name":"Graham Bell","@id":"https:\/\/silvaco.com\/#\/schema\/person\/1a2f500c079fbc9fde16ab92d975b1d7"},"headline":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice","datePublished":"2003-07-01T21:27:56+00:00","dateModified":"2021-10-13T17:41:44+00:00","mainEntityOfPage":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/"},"wordCount":89,"image":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/#primaryimage"},"thumbnailUrl":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_jul_2003_a2.jpg","articleSection":["Simulation Standard"],"inLanguage":"zh-CN"},{"@type":"WebPage","@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/","url":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/","name":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice - Silvaco","isPartOf":{"@id":"https:\/\/silvaco.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/#primaryimage"},"image":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/#primaryimage"},"thumbnailUrl":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_jul_2003_a2.jpg","datePublished":"2003-07-01T21:27:56+00:00","dateModified":"2021-10-13T17:41:44+00:00","author":{"@id":"https:\/\/silvaco.com\/#\/schema\/person\/1a2f500c079fbc9fde16ab92d975b1d7"},"description":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice","breadcrumb":{"@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/#breadcrumb"},"inLanguage":"zh-CN","potentialAction":[{"@type":"ReadAction","target":["https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/"]}]},{"@type":"ImageObject","inLanguage":"zh-CN","@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/#primaryimage","url":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_jul_2003_a2.jpg","contentUrl":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_jul_2003_a2.jpg","width":1344,"height":1669},{"@type":"BreadcrumbList","@id":"https:\/\/silvaco.com\/zh-hans\/simulation-standard-zh-hans\/behavioral-modeling-of-pll-using-verilog-a-with-smartspice\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/silvaco.com\/"},{"@type":"ListItem","position":2,"name":"Behavioral Modeling of PLL Using Verilog-A with SmartSpice"}]},{"@type":"WebSite","@id":"https:\/\/silvaco.com\/#website","url":"https:\/\/silvaco.com\/","name":"Silvaco","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/silvaco.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"zh-CN"},{"@type":"Person","@id":"https:\/\/silvaco.com\/#\/schema\/person\/1a2f500c079fbc9fde16ab92d975b1d7","name":"Graham Bell","image":{"@type":"ImageObject","inLanguage":"zh-CN","@id":"https:\/\/secure.gravatar.com\/avatar\/9f674b069e2b9526390b225576bcd33cff2a8d8d4a893998225b1d4a32f7f456?s=96&d=blank&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/9f674b069e2b9526390b225576bcd33cff2a8d8d4a893998225b1d4a32f7f456?s=96&d=blank&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/9f674b069e2b9526390b225576bcd33cff2a8d8d4a893998225b1d4a32f7f456?s=96&d=blank&r=g","caption":"Graham Bell"},"url":"https:\/\/silvaco.com\/zh-hans\/author\/graham\/"}]}},"_links":{"self":[{"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/posts\/36687","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/comments?post=36687"}],"version-history":[{"count":1,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/posts\/36687\/revisions"}],"predecessor-version":[{"id":36692,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/posts\/36687\/revisions\/36692"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/media\/21985"}],"wp:attachment":[{"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/media?parent=36687"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/categories?post=36687"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/silvaco.com\/zh-hans\/wp-json\/wp\/v2\/tags?post=36687"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}