# Low Power Memory Compiler 1-Port Register File GF 22nm FDX®



#### Overview

Specifically designed for ultra-low power applications, this memory leverages body biasing to dramatically reduce power consumption.

# Highlights

#### Optimized power supply solution

- Active usage of body bias to achieve optimal power and performance
- o Single rail operation
- o Operating temperature: -40°C to 125°C
- o Ultra-wide operating voltage range:
- $\rightarrow$  [0.5 V +/-10% to 0.8 V +/-10%]

#### FD-SOI optimized

- o Tunable performance: power/speed optimization through adaptive or pre-set body biasing
- o Leakage dramatically lowered due to insulator layer
- o Lower variability across die due to lower doping effort

#### Optimized architecture

- o Custom bitcell enables a wide voltage range
- Tunable wakeup time for optimized power/time tradeoff
- Multiple modes available for maximum power savings

#### • Flexible integration

- o Fully functional without Body Biasing
- o Compatible with any Body Biasing generator

#### Other Features

- o Embedded Retention and shut-down switches (optional)
- o Variable Write Mask

# Energy Efficient Offering at GF 22nm FDX


- Compatible with industry Adaptive Body Biasing IP for PVT and aging compensation
- Body Biasing functionality (up to +1.3V / -1.5V) to reduce leakage or increase speed at the same power
- Part of the Silvaco GF 22nm FDX IP portfolio

## **Applications**





## **TAURUS Advantage**



# **Compiler Specifications**

I	Memory Capacity Range: 128-bits to 40k-bits						
-	Mux Size	Segments		A alalus as	Address	Manual .	NA/a and NA/i altib
		Num.	Incr. Step	Address Range	Increment Step	Word Width	Word Width Incr. Step
	8	1	1	32-1k	32	4-40	1

