

## AHB Performance Subsystem –ARM M3

The AHB Performance Subsystem is an AMBA® based system that is useful as the digital infrastructure for building low power SOCs needing additional performance. This AHB Multi-matrix system contains a flexible Power Management Unit for controlling power sequencing of the CPU and peripherals. The PMU can easily be extended to control additional cores, peripherals and even analog subsystems on the same SOC.

Additionally, the subsystem includes two DMA controllers for easily moving data from user peripherals to internal SRAM.

Most of the supported CPUs are powerful enough to handle applications such as spectral analysis, FFT, and data manipulation, thus making the subsystem a good choice for IoT devices where computation has to be done at the edge.

The AHB Performance Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. Included is a QSPI, serial flash controller for boot loading program images or operating as an Execute in Place (XIP) engine using non-volatile external flash memory with low power.

The AHB Performance Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.

### TARGET APPLICATIONS

- IoT Edge Devices
- Medical Devices
- Mixed Signal Digital - MEMS
- Smart Sensors, Smart Metering, Smart Lighting
- Health Monitors
- Home / Office
  - o Surveillance, Home Automation, Smart Thermostats
- Industrial
  - o Machine / Motor Control, System Health Monitoring

### FEATURES

- High Performance with Low Power
- RTOS/Kernel Support
- AMBA AHB 2.0 Multi-layer Fabric
- AMAB APB 3.0
- Power Management Unit

### PROCESSOR OPTIONS

- ARM Cortex-M3

### INFRASTRUCTURE

- AHB Multi-layer Fabric
- 8 Masters – 12 Slaves
- APB 3.0 Bus Channel / Decode
- AHB to APB Bridge (2)

### IP CORES

- Power Management Unit
- 8, 16, 32-bit Internal SRAM Controller
- DMA Controller (2)
- QSPI Serial Flash Controller with Execute in Place (XIP)
- Watchdog Timer
- Timers (2)
- General Purpose Input / Output (GPIO)
- Configurable
  - o I2C Master, SPI Master / Slave, 16550 UART


### SOFTWARE

- RTOS (Free RTOS)
- Flash Loader, Boot Loader
- Interrupt Handlers
- Hardware Adaption Layer / Drivers
- SPI, I2C, GPIO, QSPI, DMA

### DELIVERABLES

- Verilog RTL source code
- Test bench with test suites
- Documentation including User's Guide and Integration Guide
- Technology-independent synthesis constraints

# AHB PERFORMANCE SUBSYSTEM – ARM CORTEX M3



For more information, please contact us at [ip@silvaco.com](mailto:ip@silvaco.com).

# SILVACO

**HEADQUARTERS**  
 2811 Mission College Boulevard, 6th Floor  
 Santa Clara, CA 95054  
 Phone: 408-567-1000  
 Fax: 408-496-6080

**CALIFORNIA**

[sales@silvaco.com](mailto:sales@silvaco.com)  
 408-567-1000

**MASSACHUSETTS**

[masales@silvaco.com](mailto:masales@silvaco.com)  
 978-323-7901

**TEXAS**

[txsales@silvaco.com](mailto:txsales@silvaco.com)  
 512-418-2929

**JAPAN**

[jpsales@silvaco.com](mailto:jpsales@silvaco.com)

**EUROPE**

[eusales@silvaco.com](mailto:eusales@silvaco.com)

**FRANCE**

[eusales@silvaco.com](mailto:eusales@silvaco.com)

**KOREA**

[krsales@silvaco.com](mailto:krsales@silvaco.com)

**TAIWAN**

[twsales@silvaco.com](mailto:twsales@silvaco.com)

**SINGAPORE**

[sgsales@silvaco.com](mailto:sgsales@silvaco.com)

**CHINA**

[cnsales@silvaco.com](mailto:cnsales@silvaco.com)



[WWW.SILVACO.COM](http://WWW.SILVACO.COM)

Rev 080819\_03

70142