• TechModeler

TechModeler Verilog-A Blackbox Device Modeling

Today engineers who develop organic transistors, OLED, solar cells or other new devices face a new challenge. Unlike the silicon based technology, where engineers use existing, standarized SPICE compact models to fit the behaviour of their transistors, no physical model is able to fit the behaviour of these new devices. Developing physical models is very complex and time consuming. TechModeler adresses this issue through an innovative compact modeling approach. TechModeler modeling solution brings this missing piece and fills the lack of physical models thanks to its unique compact modeling technology.

Features and Benefits:

  • Fully automated model generation from measurements in just minutes and gives drastic reduction in modeling cost and time-to-market,
  • Incrementally optimized database and modeling with, global data exploration, complete space coverage, and unique advanced models validation
  • Produces black-box Verilog-A functional model  supported by SmartSpice and other industry simulators
  • Models are encrypted to ensure IP protection

TechModeler is used for creating SPICE transistor models that will allow the designer to run simulations, and to design circuits. Intuitive and easy to use, it drastically shortens the time-to-market and development costs of new technologies such as printed electronics.

SPICE Model Generation Resources

Isato Ogawa,Tomoharu Yokoyama,Mutsumi Kimura,
“Simulation of neural network using ferroelectric capacitor,”
IEICE Technical Report Vol.117 No.372, No.373 , Dec 2017

Dondee Navarro*, Takeshi Sano*, and Yoshiharu Furui*,
“A Sequential Model Parameter Extraction Technique for Physics-Based IGBT Compact Models,”
IEEE Transactions on Electron Devices, Vol. 60, Issue 2, pp. 580-586, Feb. 2013.
*Silvaco engineer

Masataka Miyake, Dondee Navarro*, Uwe Feldmann, Hans Juergen Mattausch, Takashi Kojima, Takaoki Ogawa, and Takashi Ueta,
“HiSIM-IGBT: A Compact Si-IGBT Model for Power Electronic Circuit Design“,
IEEE Transactions on Electron Devices, Vol. 60, Issue 2, pp. 571 – 579, Feb. 2013.
*Silvaco engineer

How to Model and Simulate Flat Panel Pixel Arrays

Using SmartSpice Compact Models

Videos

News

Blogs

Customer Interview: Why I Rely on SmartSpice

Customers

Junichi Takeya
 A concern of our lab was how quickly parameter extraction could be done in the HiSIM-Organic model announced by Professor Miura’s group at Hiroshima University. We were able to confirm that Silvaco’s Utmost IV tool is fast, shows good convergence, and is extremely useful in the extraction of HiSIM-Organic model parameters.