{"id":31125,"date":"2004-09-01T00:04:49","date_gmt":"2004-09-01T00:04:49","guid":{"rendered":"https:\/\/silvaco.com\/%eb%b6%84%eb%a5%98%eb%90%98%ec%a7%80-%ec%95%8a%ec%9d%8c\/hipex-crc-parasitic-rc-network-reducer\/"},"modified":"2021-07-16T21:51:44","modified_gmt":"2021-07-17T04:51:44","slug":"hipex-crc-parasitic-rc-network-reducer","status":"publish","type":"post","link":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/","title":{"rendered":"Hipex-CRC Parasitic RC-Network Reducer"},"content":{"rendered":"<div id='template_overview'  class='avia-section main_color avia-section-small avia-no-border-styling  avia-bg-style-scroll  avia-builder-el-0  el_before_av_section  avia-builder-el-first   container_wrap fullsize' style='background-color: #ffffff;  margin-top:0px; margin-bottom:0px; '  ><div class='container' ><main  role=\"main\" itemprop=\"mainContentOfPage\"  class='template-page content  av-content-full alpha units'><div class='post-entry post-entry-type-page post-entry-31125'><div class='entry-content-wrapper clearfix'>\n<div class='flex_column_table av-equal-height-column-flextable -flextable' style='margin-top:20px; margin-bottom:0px; '><div class=\"flex_column av_three_fourth  flex_column_table_cell av-equal-height-column av-align-top first  avia-builder-el-1  el_before_av_one_fourth  avia-builder-el-first  \" style='padding:0px 0px 0px 0px ; border-radius:0px; '><section class=\"av_textblock_section \"  itemscope=\"itemscope\" itemtype=\"https:\/\/schema.org\/BlogPosting\" itemprop=\"blogPost\" ><div class='avia_textblock  '   itemprop=\"text\" ><h1 class=\"productheading\" style=\"text-align: left;\" align=\"center\">Hipex-CRC Parasitic RC-Network Reducer<\/h1>\n<h3 class=\"feature\">Introduction<\/h3>\n<p>Design of large scale chips requires precise knowledge of interconnect delays. However, detailed analysis of interconnects may quickly become computationally too expensive due to the distributed nature of the networks, and the large number of internal nodes extracted.<\/p>\n<p><em>HIPEX-CRC<\/em>\u00a0is a parasitic RC-network reduction tool able to reduce the huge number of elements produced by major EDA parasitic extractors, including coupling capacitors, and supports main industry standards parasitic formats.<\/p>\n<p>Advanced algorithm behind\u00a0<strong><em>HIPEX-CRC<\/em><\/strong>\u00a0enables to maintain accuracy within a few percents of Spice.\u00a0<strong><em>HIPEX-CRC<\/em><\/strong>\u00a0can be directly plugged to the\u00a0<strong><em>HIPEX<\/em><\/strong>\u00a0suite, but also can be used as a stand-alone tool.<\/p>\n<p class=\"feature\">Scattering-Parameter-Based Macromodeling<\/p>\n<ul class=\"regular\">\n<li><em><strong>HIPEX-CRC<\/strong><\/em>\u00a0allows the user to preprocess the circuit, making a first equivalent reduction by merging serie-parallel elements and removing dangling elements<\/li>\n<\/ul>\n<ul class=\"regular\">\n<li>Once the preprocessing is done,<strong><em>\u00a0HIPEX-CRC<\/em><\/strong>\u00a0relies on a powerful Scattering-Parameter-Based Macromodeling [1] reduction technique. The advanced node merging rules within<strong><em>\u00a0HIPEX-CRC<\/em><\/strong>\u00a0lead to the partitioning of the original network into a set of several N-port component, each of which is then modeled by a reduced RC circuit characterized by the same set of S-Parameters (Figure 1)<\/li>\n<li>This permits the analysis of interconnect models other than RC-trees, and therefore, coupling capacitors and resistor loops can be handled without loss of generality<\/li>\n<li>Also, partitionning of the circuit into small multiport components leads to smaller size matrix computation, saving time and memory, while increasing accuracy<\/li>\n<li>Output of\u00a0<em><strong>HIPEX-CRC<\/strong><\/em>\u00a0is thus a realizable, simulable reduced network. Figure 2 depicts the\u00a0<strong><em>HIPEX-CRC<\/em><\/strong>\u00a0reduction flow<\/li>\n<\/ul>\n<p class=\"feature\">Key Features<\/p>\n<ul class=\"regular\">\n<li><em><strong>HIPEX-CRC<\/strong><\/em>\u00a0supports SPICE, DSPF and SPEF input formats and outputs SPICE, DSPF and SPEF reduced netlists. Possibility is given to the user to output SPEF from DSPF input, as well as output DSPF starting from a SPEF output<\/li>\n<\/ul>\n<ul class=\"regular\">\n<li><em><strong>HIPEX-CRC<\/strong><\/em>\u00a0is fast: SPICE netlist ranging about 1.5 million parasitic elements can be processed within some 5 minutes on a 64bit-Linux standard machine<\/li>\n<\/ul>\n<ul class=\"regular\">\n<li>For enhanced reduction,\u00a0<strong><em>HIPEX-CRC<\/em><\/strong>\u00a0may ignore all parasitic resistances and\/or capacitances lower than a user-specified threshold. Also,\u00a0<strong><em>HIPEX-CRC<\/em><\/strong>\u00a0may ignore coupling capacitors present in DSPF or SPEF netlists<\/li>\n<\/ul>\n<ul class=\"regular\">\n<li>For selective reduction,\u00a0<strong><em>HIPEX-CRC<\/em><\/strong>\u00a0may ignore user specified subcircuits and\/or SPF nets.<\/li>\n<\/ul>\n<ul class=\"regular\">\n<li>For custom reduction,\u00a0<strong><em>HIPEX-CRC<\/em><\/strong>\u00a0enables the user to specify unreducible nodes, to control topology of the circuit<\/li>\n<\/ul>\n<ul class=\"regular\">\n<li>Any reduction step performed by\u00a0<em><strong>HIPEX-CRC\u00a0<\/strong><\/em>is reported to a summary file (detailed or simple, on the user choice)<\/li>\n<\/ul>\n<ul class=\"regular\">\n<li><strong><em>HIPEX-CRC<\/em><\/strong>\u00a0is easy to use, thanks to user-friendly graphical interface, and flexible\u00a0<strong><em>LISA<\/em><\/strong>\u00a0scripting language<\/li>\n<\/ul>\n<ul class=\"regular\">\n<li><em><strong>HIPEX-CRC<\/strong><\/em>\u00a0is available for Unix, Linux32-64bit, Windows<\/li>\n<\/ul>\n<\/div><\/section><\/div><div class='av-flex-placeholder'><\/div><div class=\"flex_column av_one_fourth  flex_column_table_cell av-equal-height-column av-align-top av-zero-column-padding   avia-builder-el-3  el_after_av_three_fourth  avia-builder-el-last  \" style='border-radius:0px; ' id=\"whitepaper\" ><p><div  class='avia-builder-widget-area clearfix  avia-builder-el-4  el_before_av_image  avia-builder-el-first '><div id=\"nav_menu-29\" class=\"widget clearfix widget_nav_menu\"><div class=\"menu-simulation-standard-side-menu-korean-container\"><ul id=\"menu-simulation-standard-side-menu-korean\" class=\"menu\"><li id=\"menu-item-25039\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-25039\"><a href=\"https:\/\/silvaco.com\/ko\/technical-library\/simulation-standard\/\">Simulation Standard<\/a><\/li>\n<\/ul><\/div><\/div><\/div><br \/>\n<div  class='avia-image-container  av-styling-    avia-builder-el-5  el_after_av_sidebar  el_before_av_button  avia-align-center '  itemprop=\"image\" itemscope=\"itemscope\" itemtype=\"https:\/\/schema.org\/ImageObject\"  ><div class='avia-image-container-inner'><div class='avia-image-overlay-wrap'><a href=\"\/dynamicweb\/jsp\/downloads\/DownloadDocStepsAction.do?req=download&amp;nm=simstd_sep_2004_a2.pdf\" class='avia_image' target=\"_blank\" rel=\"noopener noreferrer\"><img decoding=\"async\" width=\"1344\" height=\"1669\" class='wp-image-22566 avia-img-lazy-loading-not-22566 avia_image' src=\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg\" alt='' title='simstd_sep_2004_a2'  itemprop=\"thumbnailUrl\" srcset=\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg 1344w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-242x300.jpg 242w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-829x1030.jpg 829w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-768x954.jpg 768w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-1237x1536.jpg 1237w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-1208x1500.jpg 1208w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-568x705.jpg 568w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-30x37.jpg 30w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-44x55.jpg 44w, https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2-39x48.jpg 39w\" sizes=\"(max-width: 1344px) 100vw, 1344px\" \/><\/a><\/div><\/div><\/div><br \/>\n<div  class='avia-button-wrap avia-button-center  avia-builder-el-6  el_after_av_image  avia-builder-el-last ' ><a href='\/dynamicweb\/jsp\/downloads\/DownloadDocStepsAction.do?req=download&amp;nm=simstd_sep_2004_a2.pdf' class='avia-button  avia-color-grey   avia-icon_select-yes-right-icon avia-size-small avia-position-center ' target=\"_blank\" rel=\"noopener noreferrer\"><span class='avia_iconbox_title' >Download Simulation Standard<\/span><span class='avia_button_icon avia_button_icon_right' aria-hidden='true' data-av_icon='\ue875' data-av_iconfont='entypo-fontello'><\/span><\/a><\/div><\/p><\/div><\/div><!--close column table wrapper. Autoclose: 1 --><\/div><\/div><\/main><!-- close content main element --><\/div><\/div><div id='av_section_2'  class='avia-section main_color avia-section-small avia-no-border-styling  avia-bg-style-scroll  avia-builder-el-7  el_after_av_section  avia-builder-el-last   container_wrap fullsize' style='background-color: #ffffff;  margin-top:0px; margin-bottom:0px; '  ><div class='container' ><div class='template-page content  av-content-full alpha units'><div class='post-entry post-entry-type-page post-entry-31125'><div class='entry-content-wrapper clearfix'>\n<div class='flex_column_table av-equal-height-column-flextable -flextable' style='margin-top:20px; margin-bottom:0px; '><div class=\"flex_column av_one_full  flex_column_table_cell av-equal-height-column av-align-top first  avia-builder-el-8  avia-builder-el-no-sibling  \" style='padding:0px 0px 0px 0px ; border-radius:0px; '><\/div><\/div><!--close column table wrapper. Autoclose: 1 -->\n<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Design of large scale chips requires precise knowledge of interconnect delays. However, detailed analysis of interconnects may quickly become computationally too expensive due to the distributed nature of the networks, and the large number of internal nodes extracted.<\/p>\n","protected":false},"author":3,"featured_media":22566,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[7486],"tags":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO Premium plugin v24.0 (Yoast SEO v24.0) - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Hipex-CRC Parasitic RC-Network Reducer - Silvaco<\/title>\n<meta name=\"description\" content=\"Design of large scale chips requires precise knowledge of interconnect delays. However, detailed analysis of interconnects may quickly become\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/\" \/>\n<meta property=\"og:locale\" content=\"ko_KR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Hipex-CRC Parasitic RC-Network Reducer\" \/>\n<meta property=\"og:description\" content=\"Design of large scale chips requires precise knowledge of interconnect delays. However, detailed analysis of interconnects may quickly become\" \/>\n<meta property=\"og:url\" content=\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/\" \/>\n<meta property=\"og:site_name\" content=\"Silvaco\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/SilvacoSoftware\/\" \/>\n<meta property=\"article:published_time\" content=\"2004-09-01T00:04:49+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2021-07-17T04:51:44+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1344\" \/>\n\t<meta property=\"og:image:height\" content=\"1669\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Erick Castellon\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@SilvacoSoftware\" \/>\n<meta name=\"twitter:site\" content=\"@SilvacoSoftware\" \/>\n<meta name=\"twitter:label1\" content=\"\uae00\uc4f4\uc774\" \/>\n\t<meta name=\"twitter:data1\" content=\"Erick Castellon\" \/>\n\t<meta name=\"twitter:label2\" content=\"\uc608\uc0c1 \ub418\ub294 \ud310\ub3c5 \uc2dc\uac04\" \/>\n\t<meta name=\"twitter:data2\" content=\"6\ubd84\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/\",\"url\":\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/\",\"name\":\"Hipex-CRC Parasitic RC-Network Reducer - Silvaco\",\"isPartOf\":{\"@id\":\"https:\/\/silvaco.com\/zh-hans\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg\",\"datePublished\":\"2004-09-01T00:04:49+00:00\",\"dateModified\":\"2021-07-17T04:51:44+00:00\",\"author\":{\"@id\":\"https:\/\/silvaco.com\/zh-hans\/#\/schema\/person\/e1dfed88a8f7a514e8e8414ad093e4f8\"},\"description\":\"Design of large scale chips requires precise knowledge of interconnect delays. However, detailed analysis of interconnects may quickly become\",\"breadcrumb\":{\"@id\":\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#breadcrumb\"},\"inLanguage\":\"ko-KR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"ko-KR\",\"@id\":\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#primaryimage\",\"url\":\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg\",\"contentUrl\":\"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg\",\"width\":1344,\"height\":1669},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"\u9996\u9875\",\"item\":\"https:\/\/silvaco.com\/ko\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Hipex-CRC Parasitic RC-Network Reducer\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/silvaco.com\/zh-hans\/#website\",\"url\":\"https:\/\/silvaco.com\/zh-hans\/\",\"name\":\"Silvaco\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/silvaco.com\/zh-hans\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"ko-KR\"},{\"@type\":\"Person\",\"@id\":\"https:\/\/silvaco.com\/zh-hans\/#\/schema\/person\/e1dfed88a8f7a514e8e8414ad093e4f8\",\"name\":\"Erick Castellon\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"ko-KR\",\"@id\":\"https:\/\/silvaco.com\/zh-hans\/#\/schema\/person\/image\/\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/ecc58d7d18f8d1c94e3e551ce3d9e6a8?s=96&d=blank&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/ecc58d7d18f8d1c94e3e551ce3d9e6a8?s=96&d=blank&r=g\",\"caption\":\"Erick Castellon\"},\"url\":\"https:\/\/silvaco.com\/ko\/author\/erick\/\"}]}<\/script>\n<!-- \/ Yoast SEO Premium plugin. -->","yoast_head_json":{"title":"Hipex-CRC Parasitic RC-Network Reducer - Silvaco","description":"Design of large scale chips requires precise knowledge of interconnect delays. However, detailed analysis of interconnects may quickly become","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/","og_locale":"ko_KR","og_type":"article","og_title":"Hipex-CRC Parasitic RC-Network Reducer","og_description":"Design of large scale chips requires precise knowledge of interconnect delays. However, detailed analysis of interconnects may quickly become","og_url":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/","og_site_name":"Silvaco","article_publisher":"https:\/\/www.facebook.com\/SilvacoSoftware\/","article_published_time":"2004-09-01T00:04:49+00:00","article_modified_time":"2021-07-17T04:51:44+00:00","og_image":[{"width":1344,"height":1669,"url":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg","type":"image\/jpeg"}],"author":"Erick Castellon","twitter_card":"summary_large_image","twitter_creator":"@SilvacoSoftware","twitter_site":"@SilvacoSoftware","twitter_misc":{"\uae00\uc4f4\uc774":"Erick Castellon","\uc608\uc0c1 \ub418\ub294 \ud310\ub3c5 \uc2dc\uac04":"6\ubd84"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/","url":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/","name":"Hipex-CRC Parasitic RC-Network Reducer - Silvaco","isPartOf":{"@id":"https:\/\/silvaco.com\/zh-hans\/#website"},"primaryImageOfPage":{"@id":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#primaryimage"},"image":{"@id":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#primaryimage"},"thumbnailUrl":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg","datePublished":"2004-09-01T00:04:49+00:00","dateModified":"2021-07-17T04:51:44+00:00","author":{"@id":"https:\/\/silvaco.com\/zh-hans\/#\/schema\/person\/e1dfed88a8f7a514e8e8414ad093e4f8"},"description":"Design of large scale chips requires precise knowledge of interconnect delays. However, detailed analysis of interconnects may quickly become","breadcrumb":{"@id":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#breadcrumb"},"inLanguage":"ko-KR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/"]}]},{"@type":"ImageObject","inLanguage":"ko-KR","@id":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#primaryimage","url":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg","contentUrl":"https:\/\/silvaco.com\/wp-content\/uploads\/simulationstandard\/simstd_sep_2004_a2.jpg","width":1344,"height":1669},{"@type":"BreadcrumbList","@id":"https:\/\/silvaco.com\/ko\/simulation-standard-ko\/hipex-crc-parasitic-rc-network-reducer\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"\u9996\u9875","item":"https:\/\/silvaco.com\/ko\/"},{"@type":"ListItem","position":2,"name":"Hipex-CRC Parasitic RC-Network Reducer"}]},{"@type":"WebSite","@id":"https:\/\/silvaco.com\/zh-hans\/#website","url":"https:\/\/silvaco.com\/zh-hans\/","name":"Silvaco","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/silvaco.com\/zh-hans\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"ko-KR"},{"@type":"Person","@id":"https:\/\/silvaco.com\/zh-hans\/#\/schema\/person\/e1dfed88a8f7a514e8e8414ad093e4f8","name":"Erick Castellon","image":{"@type":"ImageObject","inLanguage":"ko-KR","@id":"https:\/\/silvaco.com\/zh-hans\/#\/schema\/person\/image\/","url":"https:\/\/secure.gravatar.com\/avatar\/ecc58d7d18f8d1c94e3e551ce3d9e6a8?s=96&d=blank&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/ecc58d7d18f8d1c94e3e551ce3d9e6a8?s=96&d=blank&r=g","caption":"Erick Castellon"},"url":"https:\/\/silvaco.com\/ko\/author\/erick\/"}]}},"_links":{"self":[{"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/posts\/31125"}],"collection":[{"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/comments?post=31125"}],"version-history":[{"count":1,"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/posts\/31125\/revisions"}],"predecessor-version":[{"id":31130,"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/posts\/31125\/revisions\/31130"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/media\/22566"}],"wp:attachment":[{"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/media?parent=31125"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/categories?post=31125"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/silvaco.com\/ko\/wp-json\/wp\/v2\/tags?post=31125"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}