{"id":28212,"date":"2019-08-09T17:20:36","date_gmt":"2019-08-09T17:20:36","guid":{"rendered":"https:\/\/silvaco.com\/%eb%b6%84%eb%a5%98%eb%90%98%ec%a7%80-%ec%95%8a%ec%9d%8c\/everything-you-want-to-know-about-silvaco-foundation-ip\/"},"modified":"2019-08-09T17:20:36","modified_gmt":"2019-08-09T17:20:36","slug":"everything-you-want-to-know-about-silvaco-foundation-ip","status":"publish","type":"post","link":"https:\/\/silvaco.com\/ko\/ip-ko\/sipware-blogs-ko\/everything-you-want-to-know-about-silvaco-foundation-ip\/","title":{"rendered":"Everything You Want to Know about Silvaco Foundation IP"},"content":{"rendered":"
\n

Everything You Want to Know about Silvaco Foundation IP<\/h2>\n

In the creation of an ASIC or SoC a wide variety of digital components are needed. Standard logic cells are used to implement the high-level description of the chip which is typically written in RTL.\u00a0 A synthesis tool such as Design Compiler or RTL Compiler is used to generate a gate-level netlist built out of the standard logic cells from a cell library. Communication on and off of the chip, requires unique input\/output cells or I\/Os that can drive off-chip wiring and withstand electrostatic discharges in the range of thousands of volts.\u00a0 The other main category is digital memories typically SRAMS that can take up a significant amount of area on the die for a chip.\u00a0 These 3 categories of digital design IP are called Foundation IP.<\/p>\n

Silvaco offers a complete portfolio of Foundation IP\u00a0 for the creation of ASICs and SoCs for almost any process node.\u00a0 For over 20 years, the team at Silvaco has been providing Foundation IP to the design community. They pride themselves in offering the best-in-class components with a full set of services which is a one-stop shop for chip developers and foundries.<\/p>\n

Standard Cell Library Foundation IP<\/strong>
\nToday\u2019s foundries offer a wide variety of process nodes ranging in size from 250nm, and above, down to 7nm and below. Process nodes of 110nm, and above, are considered mature since they have been in the market for over 20 years.<\/p>\n

\n
\"\"<\/figure>\n<\/div>\n

The standard cell libraries that were developed earlier at that time do not include recent technology developments. Here is a list of how standard cells and process offerings have changed over this time:<\/p>\n