{"id":29871,"date":"2020-02-26T18:36:08","date_gmt":"2020-02-26T18:36:08","guid":{"rendered":"https:\/\/silvaco.com\/uncategorized\/memory-devices\/"},"modified":"2026-10-02T08:53:52","modified_gmt":"2026-10-02T15:53:52","slug":"memory-devices","status":"publish","type":"post","link":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/","title":{"rendered":"Memory Devices"},"content":{"rendered":"<h1>Memory Devices<\/h1>\n<p>The full text for most of these papers may be found at the IEEE website at\u00a0<a href=\"http:\/\/www.ieee.org\/\" target=\"_blank\" rel=\"noopener noreferrer\">www.ieee.org<\/a>.<\/p>\n<p>Daewoong Kang, Hyungcheol Shin,<br \/>\n&#8220;Improving the cell characteristics using arch-active profile in NAND flash memory having 60 nm design-rule&#8221;,<br \/>\nSolid-State Electronics, Vol. 54, Issue 11, November 2010, pp. 1263-1268.<\/p>\n<p>Seongjae Cho, Jung-Dal Choi, Byung-Gook Park, Il Hwan Cho,<br \/>\n&#8220;Effects of channel doping concentration and fin dimension variation on self-boosting of channel potential in NAND-type SONOS flash memory array based on bulk-FinFETs&#8221;,<br \/>\nCurrent Applied Physics, Vol. 10, Issue 4, July 2010, pp. 1096-1102.<\/p>\n<p>M.A. Garcia-Ramirez, Yoshishige Tsuchiya, Hiroshi Mizuta,<br \/>\n&#8220;Hybrid circuit analysis of a suspended gate silicon nanodot memory (SGSNM) cell&#8221;,<br \/>\nMicroelectronic Engineering, Vol. 87, Issues 5-8, May-August 2010, pp. 1284-1286.<\/p>\n<p>Kyoung-Rok Han, Min-Kyu Jeong, Ilwhan Cho, Jong-Ho Lee,<br \/>\n&#8220;5-bit\/cell Characteristics using mixed program\/erase mechanism in recessed channel non-volatile memory cells&#8221;,<br \/>\nCurrent Applied Physics, Vol. 10, Issue 1, Supplement 1, January 2010, pp. e2-e4.<\/p>\n<p>A. Abdul Aziz, N. Soin,<br \/>\n&#8220;Dependency of threshold voltage on floating gate and inter-polysilicon dielectric thickness for nonvolatile memory devices&#8221;,<br \/>\n2010 IEEE International Conference on Semiconductor Electronics (ICSE), 2010, pp. 83 &#8211; 87.<\/p>\n<p>A. Yesayan, N. Chevillon, F. Pr\u00e9galdiny, C. Lallement,<br \/>\n&#8220;Compact physics-based model for ultrashort FinFETs&#8221;,<br \/>\n2010 Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), 2010, pp. 75 &#8211; 80.<\/p>\n<p>Seongjae Cho, Jung Hoon Lee, Shinichi O\u2019uchi, Kazuhiko Endo, Meishoku Masahara, Byung-Gook Park,<br \/>\n&#8220;Design of SOI FinFET on 32 nm technology node for low standby power (LSTP) operation considering gate-induced drain leakage (GIDL)&#8221;,<br \/>\nSolid-State Electronics, Vol. 54, Issue 10, October 2010, pp. 1060-1065.<\/p>\n<p>M. Moreau, D. Munteanu, J.L. Autran,<br \/>\n&#8220;Simulation study of Short-Channel Effects and quantum confinement in double-gate FinFET devices with high-mobility materials&#8221;,<br \/>\nMicroelectronic Engineering, In Press, Corrected Proof, Available online 6 September 2010.<\/p>\n<p>M.A. Pavanello, J.A. Martino, E. Simoen, C. Claeys,<br \/>\n&#8220;Cryogenic operation of FinFETs aiming at analog applications&#8221;,<br \/>\nCryogenics, Vol. 49, Issue 11, November 2009, pp. 590-594.<\/p>\n<p>Yoon Kim, Seongjae Cho, Gil Sung Lee, Il Han Park, Jong Duk Lee, Hyungcheol Shin, Byung-Gook Park,<br \/>\n&#8220;3-dimensional terraced NAND (3D TNAND) flash memory-stacked version of folded NAND array&#8221;,<br \/>\nIEICE Transactions on Electronics, Vol. E92-C, Issue 5, May 2009, pp. 653-658.<\/p>\n<p>Shin-ichi O\u2019uchi, Kazuhiko Endo, Meishoku Masahara, Kunihiro Sakamoto, Yongxun Liu, Takashi Matsukawa, Toshihiro Sekigawa, Hanpei Koike, Eiichi Suzuki,<br \/>\n&#8220;Flex-pass-gate SRAM for static noise margin enhancement using FinFET-based technology&#8221;,<br \/>\nSolid-State Electronics, Vol. 52, Issue 11, November 2008, pp. 1694-1702.<\/p>\n<p>Jang-Gn Yun, Yoon Kim, Il Han Park, Jung Hoon Lee, Sangwoo Kang, Dong-Hua Lee, Seongjae Cho, Doo-Hyun Kim, Gil Sung Lee, Won-Bo Sim, Younghwan Son, Hyungcheol Shin, Jong Duk Lee, Byung-Gook Park,<br \/>\n&#8220;Fabrication and characterization of fin SONOS flash memory with separated double-gate structure&#8221;,<br \/>\nSolid-State Electronics, Vol. 52, Issue 10, October 2008, pp. 1498-1504.<\/p>\n<p>Mohammad Gh. Mohammad, Kewal K. Saluja,<br \/>\n&#8220;Analysis and test procedures for NOR flash memory defects&#8221;,<br \/>\nMicroelectronics Reliability, Vol. 48, Issue 5, May 2008, pp. 698-709.<\/p>\n<p>P. Magnone, V. Subramanian, B. Parvais, A. Mercha, C. Pace, M. Dehan, S. Decoutere, G. Groeseneken, F. Crupi, S. Pierro,<br \/>\n&#8220;Gate Vol.tage and geometry dependence of the series resistance and of the carrier mobility in FinFET devices&#8221;,<br \/>\nMicroelectronic Engineering, Vol. 85, Issue 8, August 2008, pp. 1728-1731.<\/p>\n<p>A. Kranti, et.al.,<br \/>\n&#8220;Optimizing FinFET geometry and parasitics for RF applications&#8221;,<br \/>\nIEEE International SOI Conference, 2008, pp.123-124, Oct. 2008.<\/p>\n<p>Ismail Saad, Razali Ismail,<br \/>\n&#8220;Self-aligned vertical double-gate MOSFET (VDGM) with the oblique rotating ion implantation (ORI) method&#8221;,<br \/>\nMicroelectronics Journal, In Press, Corrected Proof, Available online 7 May 2008.<\/p>\n<p>L. Perniola, J. Razafi ndramora, P. Scheiblin, F. Daug\u00b4e, C. Jahan, B. De Salvo, G. Reimbold, F. Boulanger,<br \/>\n&#8220;A Semi-Analytical Model for the Subthreshold Behavior of FinFLASH Structures&#8221;,<br \/>\nCEA-LETI 17, Rue des Martyrs, F &#8211; 38054, Grenoble, France, luca.perniola@cea.fr<br \/>\nG. Ghibaudo INP Grenoble MINATEC 3, Parvis Louis N\u00b4eel, BP 257, 38016 Grenoble Cedex 1<\/p>\n<p>S. Jacob\u00a0<sup>1, 2<\/sup>, L. Perniola<sup>1<\/sup>, P. Scheiblin<sup>1<\/sup>, B. De Salvo<sup>1<\/sup>, G. Lecarval<sup>1<\/sup>, E. Jalaguier<sup>1<\/sup>, G. Festes<sup>2<\/sup>, R. Coppard<sup>2<\/sup>, F. Boulanger<sup>1<\/sup>, S. Deleonibus<sup>1<\/sup>,<br \/>\n&#8220;TCAD Modeling and Data of NOR Nanocrystal Memories&#8221;,<sup><br \/>\n1<\/sup>CEA-LETI, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France, stephanie.jacob@cea.fr<br \/>\n<sup>2<\/sup>ATMEL Rousset, Zone industrielle, 13790 Rousset, France<\/p>\n<p>A. Kranti et al.,<br \/>\n&#8220;Significance of gate underlap architecture in FinFETs for low\u2013Vol.tage Analog\/RF applications&#8221;,<br \/>\n211th Electrochemical Society Meeting (Chicago, USA), In Proc. ECS Transactions (SOI Device Technology), Vol. 6, Issue 4, pp. 375-380, 2007.<\/p>\n<p>J. Yu, K. Aflatooni,<br \/>\n&#8220;Leakage current in DRAM memory cell&#8221;,<br \/>\n2006 16th Biennial University \/ Goverment \/ Industry Microelectronics Symposium, 2007, pp. 191-194.<\/p>\n<p>Byung-Kil Choi, Kyoung-Rok Han, Young Min Kim, Young June Park, Jong-Ho Lee,<br \/>\n&#8220;Threshold-Voltage Modeling of Body-Tied FinFETs (Bulk FinFETs) Electron Devices&#8221;<br \/>\nIEEE Transactions on Vol. 54, Issue 3, March 2007 pp. 537 &#8211; 545.<\/p>\n<p>A. Kranti et al.,<br \/>\n&#8220;Comparative analysis of nanoscale MOS device architectures for RF applications&#8221;,<br \/>\nSemiconductor Science and Technology, Vol. 22, No. 5, pp. 481-491, 2007.<\/p>\n<p>Hiroaki Yamazaki, Hiroki Nakamura, Hiroshi Sakuraba, Fujio Masuoka,<br \/>\n&#8220;Analysis of the subthreshold characteristics for the FC-SGT flash memory cell&#8221;,<br \/>\nElectronics and Communications in Japan (Part II: Electronics), Vol. 89, Issue 8, August 2006, pp. 34-41.<\/p>\n<p>Kuk-Hwan KIM, Hyunjin LEE, and Yang-Kyu CHOI,<br \/>\n&#8220;Novel Structures for a 2-Bit per Cell of Nonvolatile Memory Using an Asymmetric Double Gate&#8221;<br \/>\nIEICE Transaction on Electronics, Vol. E89-C, NO.5 MAY 2006.<\/p>\n<p>A. Kranti et al.,<br \/>\n&#8220;Device design considerations for nanoscale double and triple gate FinFETs&#8221;,<br \/>\nIn Proc. 2005 IEEE SOI Conference, Honolulu, Hawaii, USA, pp. 96-98, 2005.<\/p>\n<p>R. Duane, M. F. Beug, A. Mathewson,<br \/>\n&#8220;Novel capacitance coupling coefficient measurement methodology for floating gate nonvolatile memory devices&#8221;<br \/>\nIEEE Electron Device Letters, Vol. 26, Issue 7, July 2005, pp. 507-509.<\/p>\n<p>L. Perniola, S. Bernardini, G. Iannaccone, P. Masson, B. De Salvo, G. Ghibaudo, C. Gerardi,<br \/>\n&#8220;Analytical model of the effects of a nonuniform distribution of stored charge on the electrical characteristics of discrete-trap nonvolatile memories&#8221;<br \/>\nIEEE Transactions on Nanotechnology, Vol. 4, Issue 3, May 2005, pp. 360-368.<\/p>\n<p>L. Perniola<sup>1,2<\/sup>*, S. Bernardini<sup>3<\/sup>, G. Iannaccone<sup>1, 6<\/sup>, B. De Salvo\u00a0<sup>4<\/sup>, G. Ghibaudo<sup>2<\/sup>, P. Masson<sup>3<\/sup>, C. Gerardi<sup>5<\/sup>,<br \/>\n&#8220;Electrostatic Effect of Localized Charge in Dual Bit Memory Cells with DiscreteTraps&#8221;,<br \/>\n<sup>1<\/sup>Dipartimento di Ingegneria dell\u2019Informazione, Universit\u00e0 degli Studi di Pisa, Via Caruso, 56122 Pisa, Italy, *perniola@enserg.fr<br \/>\n<sup>2<\/sup>IMEP-CNRS\/INPG, Avenue de Martyrs 32, 38016 Grenoble, France<br \/>\n<sup>3<\/sup>L2MP-Polytech \u2013 IMT Technop\u00f4le de Ch\u00e2teau Gombert, 13451 Marseille Cedex 20 France<br \/>\n<sup>4<\/sup>CEA-LETI, Avenue de Martyrs 16, 38054 Grenoble, France<br \/>\n<sup>5<\/sup>STMicroelectronics, Catania, Italy<br \/>\n<sup>6<\/sup>IEIIT-CNR, Via Caruso, 56122 Pisa, Italy.<\/p>\n<p>A. Gorur-Seetharam, C. Lee, E. C. Kan,<br \/>\n&#8220;The effect of gate geometry on the charging characteristics of metal nanocrystal memories&#8221;<br \/>\nMaterials Research Society Symposium &#8211; Proceedings, Vol. 789, 2003, pp. 71-76.<\/p>\n<p>M. Hahad, P. Hopper,<br \/>\n&#8220;High performance semiconductor device simulation on shared memory parallel computers&#8221;<br \/>\nSISPAD Sept. 2-4, 1996 pp. 137 -138.<\/p>\n<p>Chimoon Huang and Tahui Wang,<br \/>\n&#8220;Transient simulation of EPROM writing characteristics, with a novel hot electron injection model&#8221;<br \/>\nSolid-State Electronics, Vol. 38, Issue 2, February 1995, pp. 461-464.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Memory Devices The full text for most of these papers may be found at the IEEE website at\u00a0www.ieee.org. Daewoong Kang, Hyungcheol Shin, &#8220;Improving the cell characteristics using arch-active profile in NAND flash memory having 60 nm design-rule&#8221;, Solid-State Electronics, Vol. 54, Issue 11, November 2010, pp. 1263-1268. Seongjae Cho, Jung-Dal Choi, Byung-Gook Park, Il Hwan [&hellip;]<\/p>\n","protected":false},"author":3,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"inline_featured_image":false,"footnotes":""},"categories":[7625,7911],"tags":[],"class_list":["post-29871","post","type-post","status-publish","format-standard","hentry","category-tcad-published-papers-ja","category-technical-libraries","entry"],"yoast_head":"<!-- This site is optimized with the Yoast SEO Premium plugin v28.7 (Yoast SEO v28.7) - https:\/\/yoast.com\/product\/yoast-seo-premium-wordpress\/ -->\n<title>Memory Devices - Silvaco<\/title>\n<meta name=\"description\" content=\"Published papers on Memory Devices\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/\" \/>\n<meta property=\"og:locale\" content=\"ja_JP\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Memory Devices\" \/>\n<meta property=\"og:description\" content=\"Published papers on Memory Devices\" \/>\n<meta property=\"og:url\" content=\"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/\" \/>\n<meta property=\"og:site_name\" content=\"Silvaco\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/SilvacoSoftware\/\" \/>\n<meta property=\"article:published_time\" content=\"2020-02-26T18:36:08+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-10-02T15:53:52+00:00\" \/>\n<meta name=\"author\" content=\"Erick Castellon\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@SilvacoSoftware\" \/>\n<meta name=\"twitter:site\" content=\"@SilvacoSoftware\" \/>\n<meta name=\"twitter:label1\" content=\"\u57f7\u7b46\u8005\" \/>\n\t<meta name=\"twitter:data1\" content=\"Erick Castellon\" \/>\n\t<meta name=\"twitter:label2\" content=\"\u63a8\u5b9a\u8aad\u307f\u53d6\u308a\u6642\u9593\" \/>\n\t<meta name=\"twitter:data2\" content=\"5 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/ja\\\/tcad-ja\\\/tcad-published-papers-ja\\\/memory-devices\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/ja\\\/tcad-ja\\\/tcad-published-papers-ja\\\/memory-devices\\\/\"},\"author\":{\"name\":\"Erick Castellon\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/#\\\/schema\\\/person\\\/e1dfed88a8f7a514e8e8414ad093e4f8\"},\"headline\":\"Memory Devices\",\"datePublished\":\"2020-02-26T18:36:08+00:00\",\"dateModified\":\"2026-10-02T15:53:52+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/ja\\\/tcad-ja\\\/tcad-published-papers-ja\\\/memory-devices\\\/\"},\"wordCount\":1054,\"articleSection\":[\"TCAD Published Papers\",\"Technical Libraries\"],\"inLanguage\":\"ja\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/ja\\\/tcad-ja\\\/tcad-published-papers-ja\\\/memory-devices\\\/\",\"url\":\"https:\\\/\\\/silvaco.com\\\/ja\\\/tcad-ja\\\/tcad-published-papers-ja\\\/memory-devices\\\/\",\"name\":\"Memory Devices - Silvaco\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/#website\"},\"datePublished\":\"2020-02-26T18:36:08+00:00\",\"dateModified\":\"2026-10-02T15:53:52+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/#\\\/schema\\\/person\\\/e1dfed88a8f7a514e8e8414ad093e4f8\"},\"description\":\"Published papers on Memory Devices\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/silvaco.com\\\/ja\\\/tcad-ja\\\/tcad-published-papers-ja\\\/memory-devices\\\/#breadcrumb\"},\"inLanguage\":\"ja\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/silvaco.com\\\/ja\\\/tcad-ja\\\/tcad-published-papers-ja\\\/memory-devices\\\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/ja\\\/tcad-ja\\\/tcad-published-papers-ja\\\/memory-devices\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/silvaco.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Memory Devices\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/#website\",\"url\":\"https:\\\/\\\/silvaco.com\\\/\",\"name\":\"Silvaco\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/silvaco.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"ja\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/silvaco.com\\\/#\\\/schema\\\/person\\\/e1dfed88a8f7a514e8e8414ad093e4f8\",\"name\":\"Erick Castellon\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"ja\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/0136faf8161d30e9fe4800c066c1302316843fea3214233b5508220df43db55d?s=96&d=blank&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/0136faf8161d30e9fe4800c066c1302316843fea3214233b5508220df43db55d?s=96&d=blank&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/0136faf8161d30e9fe4800c066c1302316843fea3214233b5508220df43db55d?s=96&d=blank&r=g\",\"caption\":\"Erick Castellon\"},\"url\":\"https:\\\/\\\/silvaco.com\\\/ja\\\/author\\\/erick\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO Premium plugin. -->","yoast_head_json":{"title":"Memory Devices - Silvaco","description":"Published papers on Memory Devices","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/","og_locale":"ja_JP","og_type":"article","og_title":"Memory Devices","og_description":"Published papers on Memory Devices","og_url":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/","og_site_name":"Silvaco","article_publisher":"https:\/\/www.facebook.com\/SilvacoSoftware\/","article_published_time":"2020-02-26T18:36:08+00:00","article_modified_time":"2026-10-02T15:53:52+00:00","author":"Erick Castellon","twitter_card":"summary_large_image","twitter_creator":"@SilvacoSoftware","twitter_site":"@SilvacoSoftware","twitter_misc":{"\u57f7\u7b46\u8005":"Erick Castellon","\u63a8\u5b9a\u8aad\u307f\u53d6\u308a\u6642\u9593":"5 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/#article","isPartOf":{"@id":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/"},"author":{"name":"Erick Castellon","@id":"https:\/\/silvaco.com\/#\/schema\/person\/e1dfed88a8f7a514e8e8414ad093e4f8"},"headline":"Memory Devices","datePublished":"2020-02-26T18:36:08+00:00","dateModified":"2026-10-02T15:53:52+00:00","mainEntityOfPage":{"@id":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/"},"wordCount":1054,"articleSection":["TCAD Published Papers","Technical Libraries"],"inLanguage":"ja"},{"@type":"WebPage","@id":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/","url":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/","name":"Memory Devices - Silvaco","isPartOf":{"@id":"https:\/\/silvaco.com\/#website"},"datePublished":"2020-02-26T18:36:08+00:00","dateModified":"2026-10-02T15:53:52+00:00","author":{"@id":"https:\/\/silvaco.com\/#\/schema\/person\/e1dfed88a8f7a514e8e8414ad093e4f8"},"description":"Published papers on Memory Devices","breadcrumb":{"@id":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/#breadcrumb"},"inLanguage":"ja","potentialAction":[{"@type":"ReadAction","target":["https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/silvaco.com\/ja\/tcad-ja\/tcad-published-papers-ja\/memory-devices\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/silvaco.com\/"},{"@type":"ListItem","position":2,"name":"Memory Devices"}]},{"@type":"WebSite","@id":"https:\/\/silvaco.com\/#website","url":"https:\/\/silvaco.com\/","name":"Silvaco","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/silvaco.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"ja"},{"@type":"Person","@id":"https:\/\/silvaco.com\/#\/schema\/person\/e1dfed88a8f7a514e8e8414ad093e4f8","name":"Erick Castellon","image":{"@type":"ImageObject","inLanguage":"ja","@id":"https:\/\/secure.gravatar.com\/avatar\/0136faf8161d30e9fe4800c066c1302316843fea3214233b5508220df43db55d?s=96&d=blank&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/0136faf8161d30e9fe4800c066c1302316843fea3214233b5508220df43db55d?s=96&d=blank&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/0136faf8161d30e9fe4800c066c1302316843fea3214233b5508220df43db55d?s=96&d=blank&r=g","caption":"Erick Castellon"},"url":"https:\/\/silvaco.com\/ja\/author\/erick\/"}]}},"_links":{"self":[{"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/posts\/29871","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/comments?post=29871"}],"version-history":[{"count":1,"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/posts\/29871\/revisions"}],"predecessor-version":[{"id":70890,"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/posts\/29871\/revisions\/70890"}],"wp:attachment":[{"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/media?parent=29871"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/categories?post=29871"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/silvaco.com\/ja\/wp-json\/wp\/v2\/tags?post=29871"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}