How to Optimize and Boost Your Device Modeling and Characterization with Utmost IV
2022年3月11日 | 3:00-3:30 JST
本ウェビナーでは、デバイスのモデリングと特性解析におけるUtmost IVの主な機能と利点、およびUtmost IVが鍵となる設計フローについて説明します。
この作成者はまだ経歴を書いていません。
でも、Gigi Boss さんは、なんと 410 件ものエントリーに貢献されたことを誇りに思いましょう。
2022年3月11日 | 3:00-3:30 JST
本ウェビナーでは、デバイスのモデリングと特性解析におけるUtmost IVの主な機能と利点、およびUtmost IVが鍵となる設計フローについて説明します。
Platinum and gold are widely used as an effective method to control lifetime in silicon-based devices [1, 2, 3]. Platinum and gold are introduced as recombination centers to improve switching performance. Thermal diffusion is primarily used as the common method to introduce platinum or gold dopants into silicon. There is interest to better understand how the processing conditions for Pt/Au diffusion can affect switching behavior. Control and shaping of the profile is critical to obtain optimum device performance. In this article, Silvaco Victory TCAD tools [4] [5] are used to predict the effect of platinum on a PiN diode’s reverse recovery time (Trr). The simulated platinum profile from process simulation is automatically fed into the device simulator, and the relationship between platinum diffusion processing parameters and Trr is effortlessly studied.
February 24, 2022 | 10:00 am – 10:30 am (PST)
This webinar will illustrate with some specific published examples of how device simulation can be a powerful tool to help explain complex performance limiting device instabilities in both RF and power devices.
2022/2/11 | 3:00 am – 3:30 am (JST)
本ウェビナーでは、FinFET スタンダード・セルのレイアウト設計における課題をいくつか取り上げ、シルバコの Celloを使用して、これらの問題に対処する方法を説明します。
2022/2/18 | 3:00 am – 3:30 am (JST)
SmartDRC/LVSは、シルバコのレイアウト・エディタExpertおよび回路図エディタGatewayに統合されています。これにより設計上の問題やデザイン・ルール違反をピンポイントで可視化し、迅速に解決することができます。SmartLVSでは、レイアウトからネットリストを抽出し、回路図とレイアウトを相互に比較する機能を提供します。
Introduction
Super-junction based devices are a key enabling technology for power devices. Adjacent columns of p and n-type doped material with optimized doping levels enables box-like electric fields, maximizing the breakdown voltage. As the doping of the columns is comparatively high, the on-state losses can be minimized.
Fabrication of such structures in SiC can be particularly challenging. Ideally the p and n-type columns will be uniformly doped. Fluctuations in doping can cause local electric field variation causing the breakdown voltage to be less than ideal. Super-junction structures can be conceived in a number of ways, but current schemes all present challenges [1] in SiC. The simplest method, as used with silicon is to use multiple implants and epitaxy steps. This is quite impractical with SiC due to the low diffusivity of dopants, requiring many sequential implantation steps. Trench etch and refill is an alternative scheme but provides its own challenges with regards to charge control and quality of the trench re-fill.
2022/1/28 | 3:00 am – 3:35 am (JST)
本ウェビナーでは、Victory MeshのConformalメッシュ(半構造格子直交座標に基づくサンプリング)およびDelaunayメッシュ(非構造格子サンプリング)とそのリファイメント機能の概要について説明します。
December 12, 2021
Abstract— Silvaco TCAD simulations are employed to identify relevant current carrying mechanisms in amorphous selenium (a-Se) based detectors, using parameters obtained from experimental data, density functional theory calculations, and in-house bulk Monte Carlo simulations. The steady-state dark current behaviors in various a-Se detectors are analyzed by identifying all relevant current conduction mechanisms (e.g., space-charge limited current, bulk thermal generation, Schottky emission, Poole-Frenkel activated mobility and hopping conduction), as well as “acceptor” and “donor” defect density of states located in the forbidden band gap of a-Se. The theoretical models are validated by comparing them with experimental steady-state dark current densities in avalanche and non-avalanche a-Se detectors.
Abstract— A Singular Point Source MOS (S-MOS) cell concept suitable for power MOS based devices is presented. The S-MOS differs from a standard Planar or Trench MOS cell in the manner by which the total channel width per device area is devised. The S-MOS single cell channel width is defined as the peripheral length of a line running approximately along the N++ source and P channel junction which is positioned on a gated trench side-wall. The length of the line is established from a singular point implant source for forming the N++ source region which geometrically corresponds to the shape of the N++/P junction. The N++ and PChannel profiles achieved are similar to those for a planar cell, but for the S-MOS, they are situated on a trench side-wall. The total device channel width will therefore depend on the total number of gated trench side-walls per chip. The S-MOS provides a unique approach for MOS cell layout designs and is applicable to different MOS based power devices. In this paper, the S-MOS is implemented on a 1200V IGBT by means of 3D-TCAD simulations while providing results highlighting the potential advantages with respect to the device static and dynamic performance.
Keywords – MOS cell, Insulated gate bipolar transistors.
Silvaco uses cookies to improve your user experience and to provide you with content we believe will be of interest to you. Learn detailed information on Privacy Policy. By using this website, you consent to the use of our cookies.
Accept settingsSettingsWe may request cookies to be set on your device. We use cookies to let us know when you visit our websites, how you interact with us, to enrich your user experience, and to customize your relationship with our website.
Click on the different category headings to find out more. You can also change some of your preferences. Note that blocking some types of cookies may impact your experience on our websites and the services we are able to offer.
These cookies are strictly necessary to provide you with services available through our website and to use some of its features.
Because these cookies are strictly necessary to deliver the website, refuseing them will have impact how our site functions. You always can block or delete cookies by changing your browser settings and force blocking all cookies on this website. But this will always prompt you to accept/refuse cookies when revisiting our site.
We fully respect if you want to refuse cookies but to avoid asking you again and again kindly allow us to store a cookie for that. You are free to opt out any time or opt in for other cookies to get a better experience. If you refuse cookies we will remove all set cookies in our domain.
We provide you with a list of stored cookies on your computer in our domain so you can check what we stored. Due to security reasons we are not able to show or modify cookies from other domains. You can check these in your browser security settings.
These cookies collect information that is used either in aggregate form to help us understand how our website is being used or how effective our marketing campaigns are, or to help us customize our website and application for you in order to enhance your experience.
If you do not want that we track your visit to our site you can disable tracking in your browser here:
We also use different external services like Google Webfonts, Google Maps, and external Video providers. Since these providers may collect personal data like your IP address we allow you to block them here. Please be aware that this might heavily reduce the functionality and appearance of our site. Changes will take effect once you reload the page.
Google Webfont Settings:
Google Map Settings:
Google reCaptcha Settings:
Vimeo and Youtube video embeds:
The following cookies are also needed - You can choose if you want to allow them:
You can read about our cookies and privacy settings in detail on our Privacy Policy Page.
Privacy Policy