Download File Details
File name:
simstd_dec_2004_a1.pdfPublication Date:
Dec 01, 2004Size:
1.91 MBDescription:
In the design of VLSI circuits the situations occur very often when a single schematic device is implemented in the layout by the group of several devices connected in parallel or series. Such groups of devices must be reduced to a single device in the layout and the circuits must be compared in terms of the single devices taking into account their geometrical characteristics. In this article we introduce some methods of calculation and comparison of geometrical parameters of resistors and capacitors connected in parallel or series, when LVS verification is performed.Registration
Content goes here of popup