Products
Downloads & Support
Licensing
PDK Design Flows
Technical Library
Services
Corporate

VWF

VIRTUAL WAFER FAB

VWF is software used for performing Design of Experiments (DOE) and Optimization Experiments. Split-lots can be used in various pre-defined analysis methods. Split parameters can be defined for any of Silvaco’s process, device, parasitic extraction and circuit simulators. All simulations can be carried out in parallel either on a cluster of workstations or on a single SMP machine. VWF comes with a GUI, that also enables examination of experimental results.

Key Features

  • VWF can represent an entire flow from process simulation to spice circuit performance, or just part of the flow
  • Any mix of masks, process parameters, device parameters, circuit parameters or tuning coefficients can be defined as input variables
  • Experiments can be defined by varying the input parameters automatically via a DOE such as Box Behnken, via an optimization algorithm like Levenberg-Marquardt, via a user-definable script or manually
  • Powerful scripting interface allows to fully customize DOEs, to run experiments in the background and to compute complex optimization target functions
  • Process characteristics such as oxide thickness, device characteristics such as a threshold voltage, or circuit characteristics such as rise time can be measured from the entire flow
  • Each experimental variation can be run on a network of hosts to shorten simulation time
  • Response models can be generated over the experimental spread and then input parameters can be rubber banded to see the effect on output responses
  • A full worksheet of input and measured output responses can be exported to SPAYN for additional statistical analysis, or to TonyPlot for viewing purposes
  • Advanced security features allowing fine-grained access control

Database Manager

  • Archive all experiments and results in a powerful SQL-92 compliant database
  • Supports the Silvaco SRDB database to backup and restore databases easily
  • Supports both database and file mode data storage environments
  • VWF Tar Import/Export – Smooth process to move an experiment from one database to another database
  • Supports multiple databases
  • Access to multiple databases through a user name and password
  • External files used in the input deck are loaded in the database using the resources menu
Input decks can be loaded from files, or pasted from another directory
in the same database or imported from another database.

 

Split-Lot Manager

  • Allows selection of variables where a design split will occur
  • Design split points may occur at any stage of a complete process flow (i.e layout, process, device, parasitic extraction and spice)
  • Resultant split tree is visually displayed
  • Each leaf of the design tree may be selected to provide information on the simulation runtime output or to plot the current structure for that particular process flow
Access experiments through an explorer or tree view graphic.
Split parameters are defined graphically for any type of simulator.

 

Experimental Design Generator

  • Shows selectable list of available variables on which split-lots can be performed
  • Each split may be chosen independently or based on DOE
  • The DOE choices include
  • Full factorial and partial factorial orthogonal designs
  • Box Benkhen, Face Centered Cubic and Circumscribed Composite designs
  • Linear random and latin hypercube designs
  • Gaussian random design
  • Scalar and vector optimization can be done using multi-threaded GA and LM optimizer
  • Sensitivity analysis where each selected variable is varied +/- a defined percentage
  • Design generator fills in the split-lot tree with all selected variations after selection of the range for the DOE
Design of Experiment Generator. The DoE is selected from the pull down menu.

 

Scripting Interface

  • Extensions of DOE capability
  • Allows to implement DOE strategies in JavaScript
  • Supports execution of experiments in the background without the need to start the GUI (batch mode)
  • Allows to use shared libraries to interface functions of the underlying C and math libraries
JavaScript editor displaying an advanced Latin-Hypercube algorithm.
Defining a shared library to load.

 

Network Job Controller

  • Display in the worksheet the variations of input parameters
  • VWF supports ORACLE grid engine and Open Grid Scheduler
  • Controls distribution of simulation jobs across the network
  • Displays all machines on the network
  • Shows a complete list of all jobs in the simulation queue for all displayed machines
  • Shows the state of each machine to be controlled
  • Allows selected jobs to be canceled from the queue
  • Controls number of jobs sent to a single machine at any one time (for multi-cpu machines)
Set up CPU numbers on multi-CPU machine when Oracle Grid Engine is not used.
Grid-Engine Cluster Configuration.

 

Split Plot Worksheet

  • Extension of Interactive Worksheet Editor
  • Different view at worksheet allowing to filter by file-type
  • Multiple selection of several files to plot
  • Data can either be plotted in a single TonyPlot window or several TonyPlot windows can be opened - one per file
Drain Current vs. Gate Voltage shown for 4 different process parameter combinations. Curves correspond to the selected cells 8.2, 8.5, 8.6, and 8.9 (red, green, dark blue, light blue).

 

Interactive Worksheet Editor

  • Display in the worksheet the variations of input parameters
  • Additional splits may be added into the worksheet for simulation
  • Selection of splits may be enabled or disabled before being simulated
  • Results can be selected to be exported to TonyPlot for visualization purpose
  • Results can be selected to be exported to SPAYN for further statistical analysis
The worksheet can be directly sent either to TonyPlot or SPAYN for
subsequent statistical analysis and RSM generation.

 

Security Features

  • VWF allows to define read/write and execute permissions for every directory and experiment in the system
  • Experiments can be shared between several users in the database
  • User groups can be used to define the same permissions for several users
  • One pre-defined superuser allows to change ownerships and permissions for all users and groups
Security dialog showing several groups and users.

 

Powerful Import/Export Capabilities

  • VWF allows to export a whole experiment from the database into an external TAR representation for inter-site exchange or to open the experiment in VWF filemode
  • TAR files can be imported into the database as experiments
  • CSV files can be imported to define a DOE
  • Worksheet can be exported into CSV
  • Simulation decks can be imported from an existing CVS repository
Experiment tutorial_01 is exported to a zipped TAR file. The result can directly be opened in VWF filemode or the file can be imported into another database.
Importing a single TAR file.
Importing several TAR files in batch mode.
Importing CSV file to define a DOE.
Importing deck from a CVS repository.

 

Result Analyzer

  • RSM model generation
  • Interactive model visualization
  • Sensitivity analysis
  • Process synthesis
  • Yield analysis
  • Optimization results visualization
Statistical summary as well as histograms are available in SPAYN for of all variables (i.e process parameter) and corresponding extracted parameter (i.e Ring Oscillator frequency)
RSM generation done in SPAYN and then visualized in TonyPlot. The ring oscillator frequency is shown as a function of process parameter (gate oxidation time and Vt implant dose).
Correlation between user selectable parameter is available directly from SPAYN
Yield analysis with user selectable statistical distribution. Yield of ring oscillator frequency is shown as a function of different process parameter distribution (i.e. gate oxidation time).
Graphical view of an optimization experiment. In Green the best result that minimize the target.
Optimized process parameters obtained for the targeted experimental Q factor curve.

 

Rev. 050113_09

Copyright © 1984 - SILVACO, Inc. - Trademarks - Privacy Policy
facebook youtube twitter
facebook youtube twitter

Victory Process

3D Process Simulator

Victory Process is a general purpose 3D process simulator. Victory Process includes a complete process flow core simulator and three advanced simulation modules: Monte Carlo Implant, Advanced Diffusion and Oxidation, and Physical Etch and Deposit.

Victory Cell

3D Process Simulator For Large Structures

Victory Cell is a fast, layout-driven 3D process simulator specifically designed for large structures.

Athena

Process Simulation Framework

Athena framework integrates several process simulation modules within a user-friendly environment provided by Silvaco TCAD interactive tools.

SSuprem 4

2D Core Process Simulator

SSuprem4 is a 2D process simulator that is widely used in the semiconductor industry for design, analysis and optimization of various fabrication technologies.

MCImplant

Advanced Monte-Carlo Implantation Simulator

MCImplant is a generic ion implantation simulator, which models ion stopping, defect generation, and ion implantation distributions in amorphous and crystalline materials.

Elite

Advanced Physical Etching and Deposit Simulator

Elite is an advanced 2D topography simulator for modeling physical etching, deposition, reflow and CMP planarization processes for modern semiconductor technologies.

MC Etch & Deposit

2D Monte Carlo Deposition and Etch Simulator

MC Deposit/Etch is an advanced topology simulation module seamlessly interfaced with Elite through the ATHENA framework.

Optolith

Advance 2D Optical Lithography Simulator

Optolith is a powerful non-planar 2D lithography simulator that models all aspects of modern deep sub-micron lithography: imaging, exposure, photoresist bake, development and reflow.

Athena 1D

1D Process Simulator

Athena 1D is a 1D mode of operation of the industry standard Athena 2D Process Simulator.

Victory Device

3D Device Simulator

Victory Device is a general purpose 3D device simulator. A tetrahedral meshing engine is used for fast and accurate simulation of complex 3D geometries.

Device 3D

3D Device Simulator

Device3D is a physics based 3D device simulator for any device type and includes material properties for the commonly used semiconductor materials in use today.

Giga 3D

3D Non-Isothermal Device Simulator

Giga3D module extends Device3D by incorporating the effects of self-heating into a device simulation.

MixedMode 3D

Circuit Simulation for Advanced 3D Devices

MixedMode 3D is a circuit simulator that includes physically-based 3D devices in addition to compact analytical models.

Quantum 3D

3D Simulation Models For Quantum Mechanical Effect

Quantum 3D provides a set of models for simulation of the various effects of quantum confinement and quantum transport of carriers in semiconductor devices.

Luminous 3D

3D Optoelectronic Device Simulator

Luminous 3D is an advanced simulator used to model absorption and photogeneration in semiconductor devices with arbitrary topology in three dimensions.

TFT 3D

3D Amorphous and Polycrystaline Device Simulator

TFT 3D is an advanced device technology simulator equipped with the physical models and specialized numerical techniques required to simulate amorphous or polysilicon devices in 3D.

LED 3D

3D Light Emitting Diode Simulator

LED 3D is a module used for simulation and analysis of light emitting diodes. LED 3D is integrated in the ATLAS framework and allows simulation of electrical, optical and thermal behavior of light emitting diodes in 3D.

Magnetic 3D

3D Magnetic Device Simulator

Magnetic 3D module enables the ATLAS device simulator to incorporate the effects of an externally applied magnetic field on the device behaviour.

Thermal 3D

Thermal Packaging Simulator

Thermal 3D is a general heatflow simulation module that predicts heatflow from any power generating devices (not limited to semiconductor devices), typically through a substrate and into the package and/or heatsink via the bonding medium.

Atlas

Device Simulation Framework

Atlas enables device technology engineers to simulate the electrical, optical, and thermal behavior of semiconductor devices.

S-Pisces

2D Silicon Device Simulator

S-Pisces is an advanced 2D device simulator for silicon based technologies that incorporates both drift-diffusion and energy balance transport equations.

Blaze

2D Device Simulator for Advanced Materials

Blaze simulates devices fabricated using advanced materials. It includes a library of binary, ternary and quaternary semiconductors.

Giga

Non-Isothermal Device Simulator

Giga combined with S-Pisces and Blaze device simulators allows simulation of self heating effects.

MixedMode

Circuit Simulation for Advanced 2D Devices

MixedMode is a circuit simulator that includes physically-based devices in addition to compact analytical models.

Quantum

2D Simulation Models for Quantum Mechanical Effects

Quantum provides a set of models for simulation of various effects of quantum confinement and quantum transport of carriers in semiconductor devices.

Luminous

2D Optoelectronics Device Simulator

Luminous is an advanced device simulator specially designed to model light absorption and photogeneration in non-planar semiconductor devices.

TFT

2D Amorphous and Polycrystalline Device Simulator

TFT is an advanced device technology simulator equipped with the physical models and specialized numerical techniques required to simulate amorphous or polysilicon devices including thin film transistors.

LED

2D Light Emitting Diode Simulator

LED is a module used for simulation and analysis of light emitting diodes.

Organic Display

OLED and OTFT Organic Display Simulator

Organic Display module enables ATLAS to simulate the electrical and optical properties of organic display devices such as OTFTs and OLEDs.

Organic Solar

Organic Solar Cell and Photodetector Simulator

Organic Solar module enables ATLAS to simulate the electrical and optical properties of organic solar cell devices, photodetectors and image sensors.

Laser

Semiconductor Laser Diode Simulator

Laser is the world’s first commercially available simulator for semiconductor laser diodes.

VCSEL

Vertical Cavity Surface Emitting Laser Simulations

VCSEL is used in conjunction with the ATLAS framework to produce physically based simulations of vertical cavity surface emitting lasers (VCSELs).

Noise

2D Small-Signal Noise Simulator

Noise combined with S-Pisces or Blaze allows analysis of the small-signal noise generated within semiconductor devices.

Ferro

Ferroelectric Field Dependent Permittivity Model

Ferro has been developed to combine the charge-sheet model of FET with Maxwell’s first equation which describes the properties of the ferroelectric film.

Magnetic

2D Magnetic Device Simulator

Magnetic module enables the ATLAS device simulator to incorporate the effects of an externally applied magnetic field on the device behavior.

Mercury

Fast Simulation of FETS

Mercury is an ATLAS module optimized for the fast simulation of FETs. Mercury is physics-based and so can be used for the predictive simulation of devices.

MC Device

2D Monte Carlo Device Simulator

MC Device simulates the behavior of relaxed and strained silicon devices including non-equilibrium and ballistic effects in 2D.

Victory Stress

3D Stress Simulator

Victory Stress is a generic 3D stress simulator designed to calculate stresses, strains and mobility enhancement for 3D structures as well as stress evolution during multiple step process flows.

DeckBuild

Interactive Deck Development and Runtime Environment

DeckBuild is an interactive runtime and input file development environment within which all Silvaco’s TCAD and several other EDA products can run.

MaskViews

Integrated Layout Editor

MaskViews is a simple to use, yet powerful layout editor that can read, write, create and edit layout files in either GDS2 or Silvaco’s layout format.

DevEdit

Structure and Mesh Editor

DevEdit can be used to either create a device from scratch or to remesh or edit an existing device.

TonyPlot

1D/2D Interactive Visualization Tool

Tonypolot is a powerful tool designed to visualize TCAD 1D and 2D structures produced by Silvaco TCAD simulators. TonyPlot provides visualization and graphic features such as pan, zoom, views, labels and multiple plot support.

TonyPlot 3D

3D Interactive Visualization Tool

TonyPlot 3D is a powerful graphics tool, capable of displaying 3D TCAD data generated by Silvaco TCAD process or device simulators and Silvaco's 3D parasitic products.

VWF

VIRTUAL WAFER FAB

VWF is software used for performing Design of Experiments (DOE) and Optimization Experiments. Split-lots can be used in various pre-defined analysis methods.

Gateway

Schematic Editor

Gateway supports both flat and hierarchical designs and can be used to create designs for both analog and digital. Gateway is fully integrated into our analog and digital simulators.

SmartSpice

Analog Circuit Simulator

SmartSpice delivers the highest performance and accuracy required to design complex high precision analog circuits, analog mixed-signal circuits, analyze critical nets, characterize cell libraries, etc.. SmartSpice is compatible with popular analog design flows and foundry-supplied device models.

Verilog-A Language

Source, Compiled and Encrypted

The Verilog-A language when combined with SmartSpice can provide circuit designers the ability to write custom models and verification of complex designs.

SmartSpice RF

Frequency and time domain RF circuit simulator

SmartSpice RF combines Time-Domain Shooting and Frequency Domain Harmonic Balance methods to provide accurate simulation of RF circuits.

Harmony

Analog/Mixed-Signal Simuator

Hamony is an analog/mixed signal simulator that provides all the capabilities of SmartSpice and Silos and through this give the accuracy, performance, capacity and flexibility to simulate circuits expressed in Verilog, SPICE, Verilog-A and Verilog-AMS.

Utmost III

Device Characterization and modeling

Utmost III generates accurate, high quality SPICE models for analog, mixed-signal and RF applications.

Utmost IV

Optimization Module for Compact/Macro-Modeling

Generates accurate, high quality SPICE models that can be used in analog, mixed-signal and RF simulators.

Spayn

Statistical Parameter and Yield Analysis

Spayn is a statistical modeling tool for analyzing variances from model parameter extraction sequences, electrical test routines, and circuit test measurements.

Expert

Layout Editor and Viewer

Expert is a high performance hierarchical IC layout editor with full editing features, large capacity and fast layout viewing.

Guardian

DRC/LVS/NET Physical Verification

Guardian provides interactive and batch mode verification of analog, mixed signal and RF IC designs.

Hipex

Full-Chip Parasitic Extraction

Hipex is an accurate and fast full-chip hierarchical extraction software that performs extraction of parasitic capacitances and resistances from hierarchical layouts.

Clarity RLC

RLC Netlist Reduction

Clarity RLC is an efficient and accurate tool that performs reduction of linear parasitic RLC elements in extracted netlists. Tool is based on Scattering-Parameter-Based Macromodeling and Time Domain methods.

Exact

Full Chip LPE Rule File Generator

Exact delivers the most accurate interconnect models for nanometer semiconductor processes and generates full chip layout parameter extraction (LPE) rule files.

Quest

3D RF Passive Device Modeling

Quest calculates 3D frequency dependent inductance, resistance, capacitance and capacitive loss for any multi-port network for RF SPICE analysis.

Clever

RC Extractor for Realistic 3D Structures

Clever is a physics-based RC extractor that uses GDSII mask data and process information to create a realistic 3D structure for MEMS, advanced CMOS, TFT, Memory cells, etc., using its built-in etch/deposit processor and optolithographical simulator.

Stellar

3D Physics-Based RC Extractor for Large Cells

Stellar fills the size gap between typical small cell field solvers and full chip extractors.

Silos

Verilog Simulator

Silos is an easy-to-use IEEE-1364-2001 compliant Verilog simulator used by leading IC designers. An industry standard since 1986, its powerful interactive debugging features provide today’s most productive design environment for FPGA, PLD, ASIC and custom digital designs.

HyperFault

Mixed-Level Fault Simulator

HyperFault is a Verilog IEEE-1364-2001 compliant fault simulator that analyzes test vectors’ ability to detect faults. Supports mixed levels of gate, behavioral, and switch with SDF timing.

AccuCell

Cell Characterization and Modeling

AccuCell is an accurate, automated, fast and flexible software tool for characterizing and validating standard cell, I/O and custom cell libraries.

AccuCore

Block Characterization, Modeling and STA

AccuCore performs timing characterization of multi-million device circuits with SmartSpice accuracy and performs block and full-chip Static Timing Analysis (STA) on multi-million gate designs.

Catalyst AD

SPICE Netlist to Verilog Gates Converter

Catalyst AD is the premier tool for converting transistor-level designs into verilog gate-level representations with applications in microprocessor, DSP, graphics and high-speed communication markets.

Catalyst DA

Verilog Netlist to SPICE Netlist Converter

Catalyst DA is a software program that translates a structural Verilog netlist into equivalent SPICE format netlist to be used for layout verification or SPICE simulation.

Spider

Place and Route Design Flow

Spider is a netlist-to-GDSII place and route design flow for mainstream physical design and implementation.